



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 234720  |
| Number of Logic Elements/Cells | 622000  |
| Total RAM Bits                 | 51200000  |
| Number of I/O                  | 840   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1932-BBGA, FCBGA  |
| Supplier Device Package        | 1932-FBGA, FC (45x45)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxea7n2f45i2ln">https://www.e-xfl.com/product-detail/intel/5sgxea7n2f45i2ln</a> |

**Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)**

| Symbol               | Description  | Conditions                        | Resistance Tolerance |        |              |        | Unit |
|----------------------|--|-----------------------------------|----------------------|--------|--------------|--------|------|
|                      |  |                                   | C1                   | C2, I2 | C3, I3, I3YY | C4, I4 |      |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50-Ω setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30    | ±40          | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50-Ω setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35    | ±50          | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)              | V <sub>CCPD</sub> = 2.5 V         | ±25                  | ±25    | ±25          | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

**Equation 1. OCT Variation Without Recalibration for Stratix V Devices <sup>(1), (2), (3), (4), (5), (6)</sup>**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1:**

- (1) The R<sub>OCT</sub> value shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V<sub>CCIO</sub> at power-up.
- (5) dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- (6) dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

**Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) <sup>(1)</sup>**

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit   |
|--------|--|-----------------------|---------|--------|
| dR/dV  | OCT variation with voltage without recalibration | 3.0                   | 0.0297  | % / mV |
|        |  | 2.5                   | 0.0344  |        |
|        |  | 1.8                   | 0.0499  |        |
|        |  | 1.5                   | 0.0744  |        |
|        |  | 1.2                   | 0.1241  |        |

## Internal Weak Pull-Up Resistor

Table 16 lists the weak pull-up resistor values for Stratix V devices.

**Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices <sup>(1), (2)</sup>**

| Symbol          | Description   | V <sub>CCIO</sub> Conditions (V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|---|---|----------------------|------|
| R <sub>PU</sub> | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option. | 3.0 ±5%   | 25                   | kΩ   |
|                 |   | 2.5 ±5%   | 25                   | kΩ   |
|                 |   | 1.8 ±5%   | 25                   | kΩ   |
|                 |   | 1.5 ±5%   | 25                   | kΩ   |
|                 |   | 1.35 ±5%  | 25                   | kΩ   |
|                 |   | 1.25 ±5%  | 25                   | kΩ   |
|                 |   | 1.2 ±5%   | 25                   | kΩ   |

### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to “Glossary” on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

**Table 17. Single-Ended I/O Standards for Stratix V Devices**

| I/O Standard | V <sub>CCIO</sub> (V) |     |       | V <sub>IL</sub> (V) |                             | V <sub>IH</sub> (V)         |                         | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | I <sub>OL</sub> (mA) | I <sub>OH</sub> (mA) |
|--------------|-----------------------|-----|-------|---------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------|----------------------|
|              | Min                   | Typ | Max   | Min                 | Max                         | Min                         | Max                     | Max                         | Min                         |                      |                      |
| LVTTTL       | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2                    | −2                   |
| LVC MOS      | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.2                         | V <sub>CCIO</sub> − 0.2     | 0.1                  | −0.1                 |
| 2.5 V        | 2.375                 | 2.5 | 2.625 | −0.3                | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1                    | −1                   |
| 1.8 V        | 1.71                  | 1.8 | 1.89  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.45                        | V <sub>CCIO</sub> − 0.45    | 2                    | −2                   |
| 1.5 V        | 1.425                 | 1.5 | 1.575 | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |
| 1.2 V        | 1.14                  | 1.2 | 1.26  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |

**Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)**

| I/O Standard     | $V_{IL(DC)}$ (V) |                  | $V_{IH(DC)}$ (V) |                   | $V_{IL(AC)}$ (V) | $V_{IH(AC)}$ (V) | $V_{OL}$ (V)      | $V_{OH}$ (V)      | $I_{ol}$ (mA) | $I_{oh}$ (mA) |
|------------------|------------------|------------------|------------------|-------------------|------------------|------------------|-------------------|-------------------|---------------|---------------|
|                  | Min              | Max              | Min              | Max               | Max              | Min              | Max               | Min               |               |               |
| HSTL-18 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-18 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-15 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-15 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-12 Class I  | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 8             | -8            |
| HSTL-12 Class II | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 16            | -16           |
| HSUL-12          | —                | $V_{REF} - 0.13$ | $V_{REF} + 0.13$ | —                 | $V_{REF} - 0.22$ | $V_{REF} + 0.22$ | $0.1^* V_{CCIO}$  | $0.9^* V_{CCIO}$  | —             | —             |

**Table 20. Differential SSTL I/O Standards for Stratix V Devices**

| I/O Standard         | $V_{CCIO}$ (V) |      |       | $V_{SWING(DC)}$ (V) |                  | $V_{X(AC)}$ (V)      |              |                      | $V_{SWING(AC)}$ (V)       |                           |
|----------------------|----------------|------|-------|---------------------|------------------|----------------------|--------------|----------------------|---------------------------|---------------------------|
|                      | Min            | Typ  | Max   | Min                 | Max              | Min                  | Typ          | Max                  | Min                       | Max                       |
| SSTL-2 Class I, II   | 2.375          | 2.5  | 2.625 | 0.3                 | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.2$   | —            | $V_{CCIO}/2 + 0.2$   | 0.62                      | $V_{CCIO} + 0.6$          |
| SSTL-18 Class I, II  | 1.71           | 1.8  | 1.89  | 0.25                | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.175$ | —            | $V_{CCIO}/2 + 0.175$ | 0.5                       | $V_{CCIO} + 0.6$          |
| SSTL-15 Class I, II  | 1.425          | 1.5  | 1.575 | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | —            | $V_{CCIO}/2 + 0.15$  | 0.35                      | —                         |
| SSTL-135 Class I, II | 1.283          | 1.35 | 1.45  | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | $2(V_{IL(AC)} - V_{REF})$ |
| SSTL-125 Class I, II | 1.19           | 1.25 | 1.31  | 0.18                | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | —                         |
| SSTL-12 Class I, II  | 1.14           | 1.2  | 1.26  | 0.18                | —                | $V_{REF} - 0.15$     | $V_{CCIO}/2$ | $V_{REF} + 0.15$     | -0.30                     | 0.30                      |

**Note to Table 20:**

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |     | $V_{X(AC)}$ (V) |     |      | $V_{CM(DC)}$ (V) |     |      | $V_{DIF(AC)}$ (V) |     |
|---------------------|----------------|-----|-------|-------------------|-----|-----------------|-----|------|------------------|-----|------|-------------------|-----|
|                     | Min            | Typ | Max   | Min               | Max | Min             | Typ | Max  | Min              | Typ | Max  | Min               | Max |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.2               | —   | 0.78            | —   | 1.12 | 0.78             | —   | 1.12 | 0.4               | —   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —   | 0.68            | —   | 0.9  | 0.68             | —   | 0.9  | 0.4               | —   |

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |      | $V_{DIF(DC)}$ (V) |                  | $V_{X(AC)}$ (V)         |                  |                         | $V_{CM(DC)}$ (V) |                  |                  | $V_{DIF(AC)}$ (V) |                   |
|---------------------|----------------|-----|------|-------------------|------------------|-------------------------|------------------|-------------------------|------------------|------------------|------------------|-------------------|-------------------|
|                     | Min            | Typ | Max  | Min               | Max              | Min                     | Typ              | Max                     | Min              | Typ              | Max              | Min               | Max               |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26 | 0.16              | $V_{CCIO} + 0.3$ | —                       | $0.5^* V_{CCIO}$ | —                       | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.3               | $V_{CCIO} + 0.48$ |
| HSUL-12             | 1.14           | 1.2 | 1.3  | 0.26              | 0.26             | $0.5^* V_{CCIO} - 0.12$ | $0.5^* V_{CCIO}$ | $0.5^* V_{CCIO} + 0.12$ | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.44              | 0.44              |

**Table 22. Differential I/O Standard Specifications for Stratix V Devices <sup>(7)</sup>**

| I/O Standard                   | $V_{CCIO}$ (V) <sup>(10)</sup>   |     |       | $V_{ID}$ (mV) <sup>(8)</sup> |                   |     | $V_{ICM(DC)}$ (V) |                         |       | $V_{OD}$ (V) <sup>(6)</sup> |     |     | $V_{OCM}$ (V) <sup>(6)</sup> |      |       |
|--------------------------------|--|-----|-------|------------------------------|-------------------|-----|-------------------|-------------------------|-------|-----------------------------|-----|-----|------------------------------|------|-------|
|                                | Min  | Typ | Max   | Min                          | Condition         | Max | Min               | Condition               | Max   | Min                         | Typ | Max | Min                          | Typ  | Max   |
| PCML                           | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |     |       |                              |                   |     |                   |                         |       |                             |     |     |                              |      |       |
| 2.5 V LVDS <sup>(1)</sup>      | 2.375  | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.05              | $D_{MAX} \leq 700$ Mbps | 1.8   | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
|                                |  |     |       |                              |                   | —   | 1.05              | $D_{MAX} > 700$ Mbps    | 1.55  | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
| BLVDS <sup>(5)</sup>           | 2.375  | 2.5 | 2.625 | 100                          | —                 | —   | —                 | —                       | —     | —                           | —   | —   | —                            | —    | —     |
| RSDS (HIO) <sup>(2)</sup>      | 2.375  | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.3               | —                       | 1.4   | 0.1                         | 0.2 | 0.6 | 0.5                          | 1.2  | 1.4   |
| Mini-LVDS (HIO) <sup>(3)</sup> | 2.375  | 2.5 | 2.625 | 200                          | —                 | 600 | 0.4               | —                       | 1.325 | 0.25                        | —   | 0.6 | 1                            | 1.2  | 1.4   |
| LVPECL <sup>(4), (9)</sup>     | —  | —   | —     | 300                          | —                 | —   | 0.6               | $D_{MAX} \leq 700$ Mbps | 1.8   | —                           | —   | —   | —                            | —    | —     |
|                                | —  | —   | —     | 300                          | —                 | —   | 1                 | $D_{MAX} > 700$ Mbps    | 1.6   | —                           | —   | —   | —                            | —    | —     |

**Notes to Table 22:**

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \leq RL \leq 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

## Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus® II PowerPlay Power Analyzer feature.

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)**

| Symbol/<br>Description   | Conditions   | Transceiver Speed<br>Grade 1     |                   |      | Transceiver Speed<br>Grade 2     |                   |      | Transceiver Speed<br>Grade 3     |                   |      | Unit        |
|--|--|----------------------------------|-------------------|------|----------------------------------|-------------------|------|----------------------------------|-------------------|------|-------------|
|  |  | Min                              | Typ               | Max  | Min                              | Typ               | Max  | Min                              | Typ               | Max  |             |
| Spread-spectrum<br>downspread                                      | PCIe   | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5      | —    | %           |
| On-chip<br>termination<br>resistors <sup>(21)</sup>                | —  | —                                | 100               | —    | —                                | 100               | —    | —                                | 100               | —    | $\Omega$    |
| Absolute $V_{MAX}$ <sup>(5)</sup>                                  | Dedicated<br>reference<br>clock pin                    | —                                | —                 | 1.6  | —                                | —                 | 1.6  | —                                | —                 | 1.6  | V           |
|  | RX reference<br>clock pin                              | —                                | —                 | 1.2  | —                                | —                 | 1.2  | —                                | —                 | 1.2  |             |
| Absolute $V_{MIN}$   | —  | -0.4                             | —                 | —    | -0.4                             | —                 | —    | -0.4                             | —                 | —    | V           |
| Peak-to-peak<br>differential input<br>voltage                      | —  | 200                              | —                 | 1600 | 200                              | —                 | 1600 | 200                              | —                 | 1600 | mV          |
| $V_{ICM}$ (AC<br>coupled) <sup>(3)</sup>                           | Dedicated<br>reference<br>clock pin                    | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                   |      | mV          |
|  | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | V           |
| $V_{ICM}$ (DC coupled)   | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250                              | —                 | 550  | 250                              | —                 | 550  | 250                              | —                 | 550  | mV          |
| Transmitter<br>REFCLK Phase<br>Noise<br>(622 MHz) <sup>(20)</sup>  | 100 Hz   | —                                | —                 | -70  | —                                | —                 | -70  | —                                | —                 | -70  | dBc/Hz      |
|  | 1 kHz  | —                                | —                 | -90  | —                                | —                 | -90  | —                                | —                 | -90  | dBc/Hz      |
|  | 10 kHz   | —                                | —                 | -100 | —                                | —                 | -100 | —                                | —                 | -100 | dBc/Hz      |
|  | 100 kHz  | —                                | —                 | -110 | —                                | —                 | -110 | —                                | —                 | -110 | dBc/Hz      |
|  | $\geq 1$ MHz   | —                                | —                 | -120 | —                                | —                 | -120 | —                                | —                 | -120 | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) <sup>(17)</sup> | 10 kHz to<br>1.5 MHz<br>(PCIe)                         | —                                | —                 | 3    | —                                | —                 | 3    | —                                | —                 | 3    | ps<br>(rms) |
| $R_{REF}$ <sup>(19)</sup>  | —  | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 1800<br>$\pm 1\%$ | —    | $\Omega$    |
| <b>Transceiver Clocks</b>  |  |                                  |                   |      |                                  |                   |      |                                  |                   |      |             |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                             | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125  | —    | MHz         |

Table 24 shows the maximum transmitter data rate for the clock network.

**Table 24. Clock Network Maximum Data Rate Transmitter Specifications <sup>(1)</sup>**

| Clock Network                  | ATX PLL                |                    |                                       | CMU PLL <sup>(2)</sup> |                    |                                       | fPLL                   |                    |                                       |
|--------------------------------|------------------------|--------------------|---------------------------------------|------------------------|--------------------|---------------------------------------|------------------------|--------------------|---------------------------------------|
|                                | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span                          | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span                          | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span                          |
| x1 <sup>(3)</sup>              | 14.1                   | —                  | 6                                     | 12.5                   | —                  | 6                                     | 3.125                  | —                  | 3                                     |
| x6 <sup>(3)</sup>              | —                      | 14.1               | 6                                     | —                      | 12.5               | 6                                     | —                      | 3.125              | 6                                     |
| x6 PLL Feedback <sup>(4)</sup> | —                      | 14.1               | Side-wide                             | —                      | 12.5               | Side-wide                             | —                      | —                  | —                                     |
| xN (PCIe)                      | —                      | 8.0                | 8                                     | —                      | 5.0                | 8                                     | —                      | —                  | —                                     |
| xN (Native PHY IP)             | 8.0                    | 8.0                | Up to 13 channels above and below PLL | 7.99                   | 7.99               | Up to 13 channels above and below PLL | 3.125                  | 3.125              | Up to 13 channels above and below PLL |
|                                | —                      | 8.01 to 9.8304     | Up to 7 channels above and below PLL  |                        |                    |                                       |                        |                    |                                       |

**Notes to Table 24:**

- (1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.
- (2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.
- (3) Channel span is within a transceiver bank.
- (4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) <sup>(1)</sup>**

| Symbol/<br>Description   | Conditions   | Transceiver<br>Speed Grade 2   |           |      | Transceiver<br>Speed Grade 3 |           |      | Unit |
|--|--|--|-----------|------|------------------------------|-----------|------|------|
|  |  | Min  | Typ       | Max  | Min                          | Typ       | Max  |      |
| Reference Clock  |  |  |           |      |                              |           |      |      |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                    | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS,<br>and HCSL |           |      |                              |           |      |      |
|  | RX reference<br>clock pin                              | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                                   |           |      |                              |           |      |      |
| Input Reference Clock<br>Frequency (CMU<br>PLL) <sup>(6)</sup> | —  | 40   | —         | 710  | 40                           | —         | 710  | MHz  |
| Input Reference Clock<br>Frequency (ATX PLL) <sup>(6)</sup>    | —  | 100  | —         | 710  | 100                          | —         | 710  | MHz  |
| Rise time  | 20% to 80%   | —  | —         | 400  | —                            | —         | 400  | ps   |
| Fall time  | 80% to 20%   | —  | —         | 400  | —                            | —         | 400  |      |
| Duty cycle   | —  | 45   | —         | 55   | 45                           | —         | 55   | %    |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express<br>(PCIe)                                  | 30   | —         | 33   | 30                           | —         | 33   | kHz  |
| Spread-spectrum<br>downspread                                  | PCIe   | —  | 0 to −0.5 | —    | —                            | 0 to −0.5 | —    | %    |
| On-chip termination<br>resistors <sup>(19)</sup>               | —  | —  | 100       | —    | —                            | 100       | —    | Ω    |
| Absolute V <sub>MAX</sub> <sup>(3)</sup>                       | Dedicated<br>reference<br>clock pin                    | —  | —         | 1.6  | —                            | —         | 1.6  | V    |
|  | RX reference<br>clock pin                              | —  | —         | 1.2  | —                            | —         | 1.2  |      |
| Absolute V <sub>MIN</sub>                                      | —  | -0.4   | —         | —    | -0.4                         | —         | —    | V    |
| Peak-to-peak<br>differential input<br>voltage                  | —  | 200  | —         | 1600 | 200                          | —         | 1600 | mV   |
| V <sub>ICM</sub> (AC coupled)                                  | Dedicated<br>reference<br>clock pin                    | 1050/1000 <sup>(2)</sup>   |           |      | 1050/1000 <sup>(2)</sup>     |           |      | mV   |
|  | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(22)</sup>   |           |      | 1.0/0.9/0.85 <sup>(22)</sup> |           |      | V    |
| V <sub>ICM</sub> (DC coupled)                                  | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250  | —         | 550  | 250                          | —         | 550  | mV   |



**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) <sup>(1)</sup>**

| Symbol/<br>Description   | Conditions                                   | Transceiver<br>Speed Grade 2 |     |                                | Transceiver<br>Speed Grade 3 |     |                                | Unit |
|--|--|------------------------------|-----|--------------------------------|------------------------------|-----|--------------------------------|------|
|  |  | Min                          | Typ | Max                            | Min                          | Typ | Max                            |      |
| Data rate  | GT channels                                  | 19,600                       | —   | 28,050                         | 19,600                       | —   | 25,780                         | Mbps |
| Differential on-chip<br>termination resistors                      | GT channels                                  | —                            | 100 | —                              | —                            | 100 | —                              | Ω    |
|  | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| V <sub>OCM</sub> (AC coupled)                                      | GT channels                                  | —                            | 500 | —                              | —                            | 500 | —                              | mV   |
|  | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Rise/Fall time   | GT channels                                  | —                            | 15  | —                              | —                            | 15  | —                              | ps   |
|  | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Intra-differential pair<br>skew                                    | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Intra-transceiver block<br>transmitter channel-to-<br>channel skew | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Inter-transceiver block<br>transmitter channel-to-<br>channel skew | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| CMU PLL  |  |                              |     |                                |                              |     |                                |      |
| Supported Data Range   | —  | 600                          | —   | 12500                          | 600                          | —   | 8500                           | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —  | 1                            | —   | —                              | 1                            | —   | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —  | —                            | —   | 10                             | —                            | —   | 10                             | μs   |
| ATX PLL  |  |                              |     |                                |                              |     |                                |      |
| Supported Data Rate<br>Range for GX Channels                       | VCO post-<br>divider L=2                     | 8000                         | —   | 12500                          | 8000                         | —   | 8500                           | Mbps |
|  | L=4  | 4000                         | —   | 6600                           | 4000                         | —   | 6600                           | Mbps |
|  | L=8  | 2000                         | —   | 3300                           | 2000                         | —   | 3300                           | Mbps |
|  | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | —   | 1762.5                         | 1000                         | —   | 1762.5                         | Mbps |
| Supported Data Rate<br>Range for GT Channels                       | VCO post-<br>divider L=2                     | 9800                         | —   | 14025                          | 9800                         | —   | 12890                          | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —  | 1                            | —   | —                              | 1                            | —   | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —  | —                            | —   | 10                             | —                            | —   | 10                             | μs   |
| fPLL   |  |                              |     |                                |                              |     |                                |      |
| Supported Data Range   | —  | 600                          | —   | 3250/<br>3.125 <sup>(23)</sup> | 600                          | —   | 3250/<br>3.125 <sup>(23)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —  | 1                            | —   | —                              | 1                            | —   | —                              | μs   |

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup>**

| Symbol/<br>Description          | Conditions | Transceiver<br>Speed Grade 2 |     |     | Transceiver<br>Speed Grade 3 |     |     | Unit |
|---------------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|
|                                 |            | Min                          | Typ | Max | Min                          | Typ | Max |      |
| $t_{pll\_lock}$ <sup>(14)</sup> | —          | —                            | —   | 10  | —                            | —   | 10  | μs   |

**Notes to Table 28:**

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9)  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10)  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedtodata$  signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedtodata$  signal goes high when the CDR is functioning in the manual mode.
- (12)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the  $rx\_is\_lockedtoref$  signal goes high when the CDR is functioning in the manual mode.
- (13)  $tp11\_powerdown$  is the PLL powerdown minimum pulse width.
- (14)  $tp11\_lock$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to  $4 \times (\text{absolute } V_{MAX} \text{ for receiver pin} - V_{ICM})$ .
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Figure 4 shows the differential transmitter output waveform.

**Figure 4. Differential Transmitter/Receiver Output/Input Waveform**



Figure 5 shows the Stratix V AC gain curves for GT channels.

**Figure 5. AC Gain Curves for GT Channels**

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

### Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

**Table 30. Clock Tree Performance for Stratix V Devices <sup>(1)</sup>**

| Symbol                    | Performance              |                       |        | Unit |
|---------------------------|--------------------------|-----------------------|--------|------|
|                           | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 |      |
| Global and Regional Clock | 717                      | 650                   | 580    | MHz  |
| Periphery Clock           | 550                      | 500                   | 500    | MHz  |

**Note to Table 30:**

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 4)**

| Symbol   | Conditions  | C1  |     |      | C2, C2L, I2, I2L |     |      | C3, I3, I3L, I3YY |     |      | C4,I4 |     |      | Unit |
|--|---|-----|-----|------|------------------|-----|------|-------------------|-----|------|-------|-----|------|------|
|  |   | Min | Typ | Max  | Min              | Typ | Max  | Min               | Typ | Max  | Min   | Typ | Max  |      |
| Transmitter  |   |     |     |      |                  |     |      |                   |     |      |       |     |      |      |
| True Differential I/O Standards - f <sub>HSDR</sub> (data rate)  | SERDES factor J = 3 to 10 <sup>(9), (11), (12), (13), (14), (15), (16)</sup>  | (6) | —   | 1600 | (6)              | —   | 1434 | (6)               | —   | 1250 | (6)   | —   | 1050 | Mbps |
|  | SERDES factor J ≥ 4<br><br>LVDS TX with DPA <sup>(12), (14), (15), (16)</sup> | (6) | —   | 1600 | (6)              | —   | 1600 | (6)               | —   | 1600 | (6)   | —   | 1250 | Mbps |
|  | SERDES factor J = 2,<br>uses DDR Registers                                    | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
|  | SERDES factor J = 1,<br>uses SDR Register                                     | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) <sup>(10)</sup> | SERDES factor J = 4 to 10 <sup>(17)</sup>                                     | (6) | —   | 1100 | (6)              | —   | 1100 | (6)               | —   | 840  | (6)   | —   | 840  | Mbps |
| t <sub>x Jitter</sub> - True Differential I/O Standards  | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 160  | —                | —   | 160  | —                 | —   | 160  | —     | —   | 160  | ps   |
|  | Total Jitter for Data Rate < 600 Mbps   | —   | —   | 0.1  | —                | —   | 0.1  | —                 | —   | 0.1  | —     | —   | 0.1  | UI   |
| t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three External Output Resistor Network                          | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 300  | —                | —   | 300  | —                 | —   | 300  | —     | —   | 325  | ps   |
|  | Total Jitter for Data Rate < 600 Mbps   | —   | —   | 0.2  | —                | —   | 0.2  | —                 | —   | 0.2  | —     | —   | 0.25 | UI   |

**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices <sup>(1)</sup>, (Part 2 of 2) <sup>(2)</sup>, <sup>(3)</sup>**

| Clock Network | Parameter                    | Symbol          | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L, I3YY |     | C4,I4 |     | Unit |
|---------------|------------------------------|-----------------|-------|------|------------------|------|-------------------|-----|-------|-----|------|
|               |                              |                 | Min   | Max  | Min              | Max  | Min               | Max | Min   | Max |      |
| PHY Clock     | Clock period jitter          | $t_{JIT(per)}$  | -25   | 25   | -25              | 25   | -30               | 30  | -35   | 35  | ps   |
|               | Cycle-to-cycle period jitter | $t_{JIT(cc)}$   | -50   | 50   | -50              | 50   | -60               | 60  | -70   | 70  | ps   |
|               | Duty cycle jitter            | $t_{JIT(duty)}$ | -37.5 | 37.5 | -37.5            | 37.5 | -45               | 45  | -56   | 56  | ps   |

**Notes to Table 42:**

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

**OCT Calibration Block Specifications**

Table 43 lists the OCT calibration block specifications for Stratix V devices.

**Table 43. OCT Calibration Block Specifications for Stratix V Devices**

| Symbol         | Description   | Min | Typ  | Max | Unit   |
|----------------|---|-----|------|-----|--------|
| OCTUSRCLK      | Clock required by the OCT calibration blocks  | —   | —    | 20  | MHz    |
| $T_{OCTCAL}$   | Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration   | —   | 1000 | —   | Cycles |
| $T_{OCTSHIFT}$ | Number of OCTUSRCLK clock cycles required for the OCT code to shift out   | —   | 32   | —   | Cycles |
| $T_{RS\_RT}$   | Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | —   | 2.5  | —   | ns     |

Figure 10 shows the timing diagram for the `oe` and `dyn_term_ctrl` signals.

**Figure 10. Timing Diagram for `oe` and `dyn_term_ctrl` Signals**

**Table 47. Uncompressed .rbf Sizes for Stratix V Devices**

| Family                     | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E <sup>(1)</sup> | 5SEE9  | —       | 342,742,976                    | 700,888                                    |
|                            | 5SEEB  | —       | 342,742,976                    | 700,888                                    |

**Notes to Table 47:**

- (1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.
- (2) 36-transceiver devices.
- (3) 24-transceiver devices.
- (4) File size for the periphery image.
- (5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.tff) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.



For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices*. For creating configuration files, refer to the *Quartus II Help*.

Table 48 lists the minimum configuration time estimates for Stratix V devices.

**Table 48. Minimum Configuration Time Estimation for Stratix V Devices**

| Variant | Member Code | Active Serial <sup>(1)</sup> |            |                     | Fast Passive Parallel <sup>(2)</sup> |            |                     |
|---------|-------------|------------------------------|------------|---------------------|--------------------------------------|------------|---------------------|
|         |             | Width                        | DCLK (MHz) | Min Config Time (s) | Width                                | DCLK (MHz) | Min Config Time (s) |
| GX      | A3          | 4                            | 100        | 0.534               | 32                                   | 100        | 0.067               |
|         |             | 4                            | 100        | 0.344               | 32                                   | 100        | 0.043               |
|         | A4          | 4                            | 100        | 0.534               | 32                                   | 100        | 0.067               |
|         | A5          | 4                            | 100        | 0.675               | 32                                   | 100        | 0.084               |
|         | A7          | 4                            | 100        | 0.675               | 32                                   | 100        | 0.084               |
|         | A9          | 4                            | 100        | 0.857               | 32                                   | 100        | 0.107               |
|         | AB          | 4                            | 100        | 0.857               | 32                                   | 100        | 0.107               |
|         | B5          | 4                            | 100        | 0.676               | 32                                   | 100        | 0.085               |
|         | B6          | 4                            | 100        | 0.676               | 32                                   | 100        | 0.085               |
|         | B9          | 4                            | 100        | 0.857               | 32                                   | 100        | 0.107               |
|         | BB          | 4                            | 100        | 0.857               | 32                                   | 100        | 0.107               |
| GT      | C5          | 4                            | 100        | 0.675               | 32                                   | 100        | 0.084               |
|         | C7          | 4                            | 100        | 0.675               | 32                                   | 100        | 0.084               |

**Table 49. DCLK-to-DATA[] Ratio <sup>(1)</sup> (Part 2 of 2)**

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
| FPP ×32              | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 4                    |
|                      | Enabled       | Disabled        | 8                    |
|                      | Enabled       | Enabled         | 8                    |

**Note to Table 49:**

- (1) Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

**Figure 11. Single Device FPP Configuration Using an External Host****Notes to Figure 11:**

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device.  $V_{CCPGM}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with  $V_{CCPGM}$ .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA[7..0]. If you use FPP ×16, use DATA[15..0].



## FPP Configuration Timing when DCLK-to-DATA [] = 1


Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is 1.

**Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 <sup>(1), (2)</sup>**



### Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP  $\times 16$ , use DATA [15..0]. For FPP  $\times 8$ , use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

**Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)****Notes to Figure 13:**

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31 . . 0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 60. Glossary (Part 3 of 4)

| Letter | Subject                                      | Definitions  |
|--------|--|--|
| S      | SW (sampling window)                         | <p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:</p>    |
|        | Single-ended voltage referenced I/O standard | <p>The JEDEC standard for <b>SSTL</b> and <b>HSTL</b> I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:</p> <p><i>Single-Ended Voltage Referenced I/O Standard</i></p>  |
| T      | $t_c$  | High-speed receiver and transmitter input and output clock period.   |
|        | TCCS (channel-to-channel-skew)               | The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).  |
|        | $t_{DUTY}$                                   | <p>High-speed I/O block—Duty cycle on the high-speed transmitter output clock.</p> <p><b>Timing Unit Interval (TUI)</b></p> <p>The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = <math>1/(\text{receiver input clock frequency multiplication factor}) = t_c/w</math>)</p>  |
|        | $t_{FALL}$                                   | Signal high-to-low transition time (80-20%)  |
|        | $t_{INCCJ}$                                  | Cycle-to-cycle jitter tolerance on the PLL clock input.  |
|        | $t_{OUTPJ\_IO}$                              | Period jitter on the general purpose I/O driven by a PLL.  |
|        | $t_{OUTPJ\_DC}$                              | Period jitter on the dedicated clock output driven by a PLL.   |
|        | $t_{RISE}$                                   | Signal low-to-high transition time (20-80%)  |
| U      | —  | —  |

**Table 60. Glossary (Part 4 of 4)**

| Letter   | Subject       | Definitions  |
|----------|---------------|--|
| <b>V</b> | $V_{CM(DC)}$  | DC common mode input voltage.  |
|          | $V_{ICM}$     | Input common mode voltage—The common mode of the differential signal at the receiver.  |
|          | $V_{ID}$      | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |
|          | $V_{DIF(AC)}$ | AC differential input voltage—Minimum AC input differential voltage required for switching.  |
|          | $V_{DIF(DC)}$ | DC differential input voltage— Minimum DC input differential voltage required for switching.   |
|          | $V_{IH}$      | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.  |
|          | $V_{IH(AC)}$  | High-level AC input voltage  |
|          | $V_{IH(DC)}$  | High-level DC input voltage  |
|          | $V_{IL}$      | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.  |
|          | $V_{IL(AC)}$  | Low-level AC input voltage   |
|          | $V_{IL(DC)}$  | Low-level DC input voltage   |
|          | $V_{OCM}$     | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
|          | $V_{OD}$      | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
|          | $V_{SWING}$   | Differential input voltage   |
|          | $V_X$         | Input differential cross point voltage   |
|          | $V_{OX}$      | Output differential cross point voltage  |
| <b>W</b> | W             | High-speed I/O block—clock boost factor  |
| <b>X</b> | —             | —  |
| <b>Y</b> |               |  |
| <b>Z</b> |               |  |

**Table 61. Document Revision History (Part 3 of 3)**

| Date          | Version | Changes  |
|---------------|---------|--|
| May 2013      | 2.7     | <ul style="list-style-type: none"> <li>■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60</li> <li>■ Added Table 24, Table 48</li> <li>■ Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>   |
| February 2013 | 2.6     | <ul style="list-style-type: none"> <li>■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46</li> <li>■ Updated “Maximum Allowed Overshoot and Undershoot Voltage”</li> </ul>   |
| December 2012 | 2.5     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35</li> <li>■ Added Table 33</li> <li>■ Added “Fast Passive Parallel Configuration Timing”</li> <li>■ Added “Active Serial Configuration Timing”</li> <li>■ Added “Passive Serial Configuration Timing”</li> <li>■ Added “Remote System Upgrades”</li> <li>■ Added “User Watchdog Internal Circuitry Timing Specification”</li> <li>■ Added “Initialization”</li> <li>■ Added “Raw Binary File Size”</li> </ul> |
| June 2012     | 2.4     | <ul style="list-style-type: none"> <li>■ Added Figure 1, Figure 2, and Figure 3.</li> <li>■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> <li>■ Various edits throughout to fix bugs.</li> <li>■ Changed title of document to <i>Stratix V Device Datasheet</i>.</li> <li>■ Removed document from the Stratix V handbook and made it a separate document.</li> </ul>                            |
| February 2012 | 2.3     | <ul style="list-style-type: none"> <li>■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.</li> </ul>  |
| December 2011 | 2.2     | <ul style="list-style-type: none"> <li>■ Added Table 2–31.</li> <li>■ Updated Table 2–28 and Table 2–34.</li> </ul>  |
| November 2011 | 2.1     | <ul style="list-style-type: none"> <li>■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.</li> <li>■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> <li>■ Various edits throughout to fix SPRs.</li> </ul>  |
| May 2011      | 2.0     | <ul style="list-style-type: none"> <li>■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.</li> <li>■ Updated the “DQ Logic Block and Memory Output Clock Jitter Specifications” title.</li> <li>■ Chapter moved to Volume 1.</li> <li>■ Minor text edits.</li> </ul>   |
| December 2010 | 1.1     | <ul style="list-style-type: none"> <li>■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.</li> <li>■ Converted chapter to the new template.</li> <li>■ Minor text edits.</li> </ul>   |
| July 2010     | 1.0     | Initial release.   |