# E·XFL

#### Intel - 5SGXEA7N3F45I4N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | 234720   |
| Number of Logic Elements/Cells | 622000   |
| Total RAM Bits                 | 51200000   |
| Number of I/O                  | 840  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1932-BBGA, FCBGA   |
| Supplier Device Package        | 1932-FBGA, FC (45x45)                                      |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea7n3f45i4n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

| Symbol | Description | Condition (V) | Overshoot Duration as %<br>@ T <sub>J</sub> = 100°C | Unit |
|--------|-------------|---------------|---|------|
|        |             | 3.8           | 100   | %    |
|        |             | 3.85          | 64  | %    |
| V (AC) |             | 3.9           | 36  | %    |
|        | AC ·        | 3.95          | 21  | %    |
|        |             | 4             | 12  | %    |
|        |             | 4.05          | 7   | %    |
|        |             | 4.1           | 4   | %    |
|        |             | 4.15          | 2   | %    |
|        |             | 4.2           | 1   | %    |

Table 5. Maximum Allowed Overshoot During Transitions

#### Figure 1. Stratix V Device Overshoot Duration



#### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

| Table 9. | I/O Pin Lea | akage Current | t for Stratix | V Devices <sup>(1)</sup> |
|----------|-------------|---------------|---------------|--------------------------|
|          |             |               |               |                          |

| Symbol         | Description  | Conditions             | Min | Тур | Max | Unit |
|----------------|--------------|------------------------|-----|-----|-----|------|
| I <sub>I</sub> | <b>[</b> , , | $V_I = 0 V V_{CCIOMA}$ | 30  |     | 30  | Α    |
| I <sub>0</sub> | T - I/O·     | $V_0 = 0 V V_{CCIOMA}$ | 30  |     | 30  | Α    |

Note toTable 9

(1) I  $V_0 = V_{CCI0}$  V<sub>CCI0M</sub>, 100 A · I/O · .

#### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|           |                   |   | V <sub>CCI0</sub> |      |      |      |      |      |      |      |      |      |      |
|-----------|-------------------|---|-------------------|------|------|------|------|------|------|------|------|------|------|
| Parameter | Symbol            | Conditions                              | 1.2               | 2 V  | 1.!  | 5 V  | 1.8  | B V  | 2.   | 5 V  | 3.0  | V    | Unit |
|           |                   |   | Min               | Max  | Min  | Мах  | Min  | Мах  | Min  | Max  | Min  | Max  |      |
| L         | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>() | 22.5              |      | 25.0 |      | 30.0 |      | 50.0 |      | 70.0 |      | A    |
| Η         | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>() | 22.5              |      | 25.0 |      | 30.0 |      | 50.0 |      | 70.0 |      | A    |
| L         | I <sub>odl</sub>  | $0V < V_{IN} < V_{CCIO}$                |                   | 120  |      | 160  |      | 200  |      | 300  |      | 500  | A    |
| H         | I <sub>odh</sub>  | $0V < V_{IN} < V_{CCIO}$                |                   | 120  |      | 160  |      | 200  |      | 300  |      | 500  | A    |
| B -       | V <sub>TRIP</sub> |   | 0.45              | 0.95 | 0.50 | 1.00 | 0.68 | 1.07 | 0.70 | 1.70 | 0.80 | 2.00 | V    |

#### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices <sup>(1)</sup> (Part 1 of 2)

| Symbol              | Description     |  | Calibration Accuracy |       |                |       |      |
|---------------------|-----------------|--|----------------------|-------|----------------|-------|------|
|                     |                 | Conditions                                       | C1                   | C2,I2 | C3,I3,<br>I3YY | C4,I4 | Unit |
| 25-Ω R <sub>S</sub> | Ι<br>(25-Ω<br>) | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | 15                   | 15    | 15             | 15    | %    |

|   |   |  | Calibration Accuracy |          |                |        |      |  |  |
|---|---|--|----------------------|----------|----------------|--------|------|--|--|
| Symbol  | Description                                   | Conditions                                       | C1                   | C2,I2    | C3,I3,<br>I3YY | C4,I4  | Unit |  |  |
| 50-Ω R <sub>S</sub>                               | ι<br>(50-Ω<br>)                               | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | 15                   | 15       | 15             | 15     | %    |  |  |
| 34-Ω<br>40-Ω R <sub>S</sub>                       | ι<br>40-Ω )                                   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | 15                   | 15       | 15             | 15     | %    |  |  |
| 48-Ω, 60-Ω,<br>80-Ω,<br>240-Ω R <sub>S</sub>      | Ι<br>60-Ω, 80-Ω, 240-Ω<br>)                   | V <sub>CCI0</sub> = 1.2 V                        | 15                   | 15       | 15             | 15     | %    |  |  |
| 50-Ω R <sub>T</sub>                               | ι ·<br>(50-Ω )                                | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | 10 +4                | ) 10 +40 | 10 +40         | 10 +40 | %    |  |  |
| 20-Ω, 30-Ω,<br>40-Ω,60-Ω,<br>120-Ω R <sub>T</sub> | ι ·<br>(20-Ω, 30-Ω,<br>40-Ω, 60-Ω, 120-Ω<br>) | V <sub>CCI0</sub> = 1.5, 1.35,<br>1.25 V         | 10 +4                | ) 10 +40 | 10 +40         | 10 +40 | %    |  |  |
| 60-Ω<br>120-Ω R <sub>T</sub>                      | ι ·<br>(60-Ω<br>120-Ω )                       | V <sub>CCI0</sub> = 1.2                          | 10 +4                | 0 10 +40 | 10 +40         | 10 +40 | %    |  |  |
| 25-Ω<br>R <sub>S</sub>                            | Ι<br>(25-Ω<br>R <sub>S</sub> )                | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | 15                   | 15       | 15             | 15     | %    |  |  |

| radic rr, our campiantian Accuracy specifications for strain v devices $r$ (range 2 or 2 | Table 11. | OCT Calibration Accurac | y Specifications for Stratix V Devices <sup>(1)</sup> | (Part 2 of 2) |
|--|-----------|-------------------------|---|---------------|
|--|-----------|-------------------------|---|---------------|

Note toTable 11

(1) OCT

Table 12 lists the Stratix V OCT without calibration resistance to PVT changes.

| Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of |
|--|
|--|

|                             |                |                               | Resistance Tolerance |       |                 |        |      |
|-----------------------------|----------------|-------------------------------|----------------------|-------|-----------------|--------|------|
| Symbol                      | Description    | Conditions                    | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | <br>(25-Ω<br>) | V <sub>CCI0</sub> = 3.0 2.5 V | 30                   | 30    | 40              | 40     | %    |
| 25-Ω R <sub>S</sub>         | <br>(25-Ω<br>) | V <sub>CCI0</sub> = 1.8 1.5 V | 30                   | 30    | 40              | 40     | %    |
| 25-Ω R <sub>S</sub>         | <br>(25-Ω<br>) | V <sub>CCI0</sub> = 1.2 V     | 35                   | 35    | 50              | 50     | %    |

| Symbol/     | Conditions   | Transceiver Speed<br>Grade 1 |            | Transceiver Speed<br>Grade 2 |     |           | Transceiver Speed<br>Grade 3 |     |           | Unit |   |
|-------------|--------------|------------------------------|------------|------------------------------|-----|-----------|------------------------------|-----|-----------|------|---|
| Description |              | Min                          | Тур        | Max                          | Min | Тур       | Max                          | Min | Тур       | Max  |   |
|             | <b>85</b> :  |                              | 85<br>30   |                              |     | 85<br>30  |                              |     | 85<br>30  |      | : |
|             | <b>100</b> : |                              | 100        |                              |     | 100       |                              |     | 100       |      | : |
|             |              |                              | 30         |                              |     | 30        |                              |     | 30        |      |   |
| (21)        | <b>120</b> : |                              | 12U<br>30  |                              |     | 12U<br>30 |                              |     | 120<br>30 |      | : |
|             |              |                              | 150        |                              |     | 150       |                              |     | 150       |      |   |
|             | <b>150</b> : |                              | 30         |                              |     | 30        |                              |     | 30        |      | : |
|             |              |                              |            |                              |     |           |                              |     |           |      |   |
|             | 085 0        |                              | <b>COO</b> |                              | c00 |           | <b>C</b> 04                  |     |           |      |   |
|             |              |                              | 000        |                              | 000 |           | DU                           | ,   |           |      |   |
| (           |              |                              |            |                              |     |           |                              |     |           |      |   |
|             | 085 0        |                              | 600        |                              | 600 |           | 600                          | 1   |           |      |   |
|             |              |                              |            |                              |     |           |                              |     |           |      |   |
| ,           | 10 105       |                              | 700        |                              | 700 |           | 700                          | )   |           |      |   |
|             |              |                              |            |                              |     |           |                              |     |           |      |   |
|             | 10           |                              | 750        |                              | 750 |           | 750                          | 1   |           |      |   |
| (11)        |              |                              | 10         |                              |     | 10        |                              | 10  |           |      |   |
| (12)        |              | 4                            |            | 4                            |     |           | 4                            |     |           |      |   |
| (13)        |              | 4                            |            | 4                            |     |           | 4                            |     |           |      |   |
| (14)        |              | 15                           |            | 15                           |     |           | 15                           |     |           |      |   |
|             |              | 200                          |            | 200                          |     |           | 200                          |     |           |      |   |
|             |              |                              |            |                              |     |           |                              |     |           |      |   |
|             | (625)        |                              |            |                              |     |           |                              |     |           |      |   |
| (10)        | (020)        |                              |            | 16                           |     | 16        |                              | 16  |           |      |   |
|             | (3125 )      |                              |            |                              |     |           |                              |     |           |      |   |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices<sup>(1)</sup> (Part 4 of 7)

| Transceiv |             | PMA Width      | 20     | 20     | 16     | 16     | 10   | 10        | 8     | 8   |
|-----------|-------------|----------------|--------|--------|--------|--------|------|-----------|-------|-----|
| Mode (2)  | Speed Grade | PCS/Core Width | 40     | 20     | 32     | 16     | 20   | 10        | ) 16  | , 8 |
|           | 1           | 1, 2, 2, 2, 2  | 122    | 114    | 76     | 12 65  | 58   | <b>52</b> | 472   |     |
|           |             | 1, 2, 2, 2, 2  | 122    | 114    | 76     | 12 65  | 58   | <i>52</i> | 472   |     |
|           | 2           | 3, 3, 3        | 8      | 0      | 784    | 72 53  | 47   | 424       | 376   |     |
|           |             | 1, 2, 2, 2, 2  | 85     | 85     | 85     | 85     | 65 £ | 85        | 2 472 | 2   |
| 2         | 3           | 103125         | 103125 | 784    | 72     | 53 4   | 7 42 | 4 37      | 6     |     |
|           | 3           | 3, 3, 3        | 85     | 85     | 784    | 72     | 53 4 | 7 42      | 4 37  | 6   |
|           |             | 4, 4           | 85     | 82     | 704    | 656    | 48 4 | 2 38      | 4 34  | 1   |
|           | 1           | 1, 2, 2, 2, 2  | 122    | 114    | 76     | 12 61  | 57   | 488       | 456   |     |
|           |             | 1, 2, 2, 2, 2  | 122    | 114    | 76     | 12 61  | 57   | 488       | 456   |     |
|           | 2           | 3, 3, 3        | 8      | 0      | 72 7   | 2 4    | 45   | 36 3      | 6     |     |
|           |             | 1, 2, 2, 2, 2  | 103125 | 103125 | 103125 | 103125 | 61 5 | 7 48      | 8 45  | 6   |
|           |             | 3              | 103125 | 103125 | 72     | 72 4   | 45   | 36        | 36    |     |
|           | 3           | 3, 3, 3        | 85     | 85     | 72     | 72 4   | 45   | 36        | 36    |     |
|           |             | 4, 4           | 85     | 82     | 704    | 656    | 44 4 | 1 35      | 2 32  | 8   |

, ,

1

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date  $Rat^{(j)}$  <sup>(3)</sup>

otes to Tale 25

(1)

(2)

(3)

*2018* 

| Symbol/                              | Conditions     | Transceiver<br>Speed Grade 2                              |       |      | Transceiver<br>Speed Grade 3 |       |      | Unit |
|--------------------------------------|----------------|---|-------|------|------------------------------|-------|------|------|
| Description                          |                | Min   | Тур   | Max  | Min                          | Тур   | Max  |      |
| Reference Clock                      | 1              | 1   | 1     | 1    |                              |       | 1    |      |
| S··· I/0                             | D .            | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, D<br>HCSL |       |      |                              |       |      |      |
| 0                                    | R .            | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, LVDS          |       |      |                              |       |      |      |
| I·RC<br>F(CMU<br>PLL) <sup>(6)</sup> |                | 40  |       | 710  | 40                           |       | 710  | MH   |
| I · R C<br>F (AT PLL) <sup>(6)</sup> |                | 100   |       | 710  | 100                          |       | 710  | MH   |
| R                                    | 20% 80%        |   |       | 400  |                              |       | 400  | _    |
| F                                    | 80% 20%        |   |       | 400  |                              |       | 400  | ,    |
| D                                    |                | 45  |       | 55   | 45                           |       | 55   | %    |
| S - ·                                | PCIE·<br>(PCI) | 30  |       | 33   | 30                           |       | 33   | Н    |
| \$ - ·                               | PCI            |   | 0 0.5 |      |                              | 0 0.5 |      | %    |
| 0 - · (19)                           |                |   | 100   |      |                              | 100   |      | Ω    |
| A V <sub>MA</sub> <sup>(3)</sup>     | D .            |   |       | 1.6  |                              |       | 1.6  | V    |
|                                      | К.             |   |       | 1.2  |                              |       | 1.2  |      |
| A V <sub>MIN</sub>                   |                | -0.4  |       |      | -0.4                         |       |      | V    |
| P                                    |                | 200   |       | 1600 | 200                          |       | 1600 | V    |
| V <sub>ICM</sub> (AC · )             | D .            | 1050/1000 <sup>(2)</sup>                                  |       |      | 1050/1000 <sup>(2)</sup>     |       |      | V    |
|                                      | R ,            | 1.0/0.9/0.85 (22)   |       |      | 1.0/0.9/0.85 (22)            |       |      | V    |
|                                      | HCSL I/O       |   |       |      |                              |       |      |      |
| V <sub>ICM</sub> (DC · )             | PCI            | 250   |       | 550  | 250                          |       | 550  | V    |

#### Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5)<sup>(1)</sup>

## **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol  | C1  |     | C2, C2L, I2, I2L |     | C3, I3, I3L,<br>I3YY |     | C4,I4 |     | Unit |
|---------|-----|-----|------------------|-----|----------------------|-----|-------|-----|------|
| -       | Min | Max | Min              | Max | Min                  | Max | Min   | Мах |      |
| 0 · D C | 45  | 55  | 45               | 55  | 45                   | 55  | 45    | 55  | %    |

Note toTable 44

(1) T DCD

# **Configuration Specification**

# **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.

f For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

| Table 45. | Fast and Standard POR Delay Specification | (1) |
|-----------|---|-----|
|-----------|---|-----|

| POR Delay       | Minimum             | Maximum  |  |  |  |  |  |
|-----------------|---------------------|----------|--|--|--|--|--|
| F               | 4                   | 12       |  |  |  |  |  |
| S               | 100                 | 300      |  |  |  |  |  |
| Note toTable 45 |                     |          |  |  |  |  |  |
| (1) POR         | MSEL<br>P S IL S VI | MSEL P S |  |  |  |  |  |

# **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol     | Description        | Min | Max | Unit |
|------------|--------------------|-----|-----|------|
| JCP        | TCK · (2)          | 30  |     |      |
| JCP        | TCK · (2)          | 167 |     |      |
| JCH        | TCK <sup>(2)</sup> | 14  |     |      |
| JCL        | TCK (2)            | 14  |     |      |
| JPSU (TDI) | TDI JTAG · ·       | 2   |     |      |
| JPSU (TMS) | TMS JTAG · ·       | 3   |     |      |

### FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is 1.





#### Notes toFigure 12

- (1) U DCLK- -DATA[] 1.
- (2) T .1 , nCONFIG, nSTATUS, CONF\_DONE
- nCONFIG
- ÷ -÷, POR (3) A S nSTATUS
- (4) A - ÷ , , CONF DONE
- . . DCLK (5) D DCLK . I
- (6) F FPP 8, I/0· FPP 16, DATA[15..0].F DATA[7..0].DATA[31..0] . T -
- (7) T S S ۷ V . CONF DONE CONF\_DONE DCLK . A
- (8) A INIT\_DONE · INIT\_DONE ,

# **Document Revision History**

Table 61 lists the revision history for this chapter.

Table 61. Document Revision History (Part 1 of 3)

|        | Date | Version  | Changes  |
|--------|------|--|--|
| J      | 2018 | 3.9  | A S VD O D .                                       |
|        |      |  | A H-S I/OS S VD .                                  |
| A 2017 |      |  | C <sub>CD2UMC</sub> PST P S V<br>D .               |
|        |      |  | C 100-Ω R <sub>D</sub> OCT C R<br>T S S V D        |
|        | 2017 | 3.8  | C CD2UMC AST P AS 1 AS 4<br>C S V D                |
|        |      | C <sub>CD2UMC</sub> FPP T P S V<br>D DCLKDATA R >1 |  |
|        |      |  | C <sub>CD2UMC</sub> FPP T P S V<br>D DCLKDATA R >1 |
|        |      |  | CICS<br>OMF.                                       |
|        |      |  | A V <sub>ID</sub> · LVPECL D I/O S                 |
| JZ     | 2016 | 3.7  | S S V D  |
|        |      |  | A I <sub>OUT</sub> · A M R S VD                    |
| D      | 2015 | 3.6  | A H-S I/OS S VD                                    |
|        |      |  | C, , AT PLL<br>T S S V G GS D                      |
| D      | 2015 | 3.5  | CUSSV<br>D.  |
|        |      |  | C · 3 :  |
|        |      |  | T S S V G GS D                                     |
|        |      |  | S VS PCSA M D R                                    |
|        |      |  | S VIOG PCS A M D R                                 |
| J 2015 |      |  | С,   |
|        | 2015 | 3.4  | T S S VG GSD .                                     |
|        |      | A M<br>T S S VG GSD                                |  |
|        |      | C co AST P AS 1 AS 4                               |  |
|        |      |  | C S V D .  |
|        |      |  | R CDR T S<br>S VG GSD .                            |

|   | Date | Version | Changes  |
|---|------|---------|--|
|   |      |         | A 13 · G T 1.  |
|   |      |         | A 13 · V <sub>CC</sub> · T 6.  |
|   |      |         | A I3 · V <sub>CCHIP L</sub> , V <sub>CCHIP R</sub> , V <sub>CCHSSI L</sub> , V <sub>CCHSSI R</sub> ·   |
|   |      |         | Т 7.   |
|   |      |         | Α 240-Ω Τ 11.  |
|   |      |         | C CDR PPM T 23.  |
|   |      |         | A PLL T 23.  |
|   |      |         | A 13 3<br>T 25.  |
|   |      |         | A 13 · 3<br>T 26.  |
|   |      |         | C CDR PPM T 28.  |
|   |      |         | A PLL T 28.  |
|   |      |         | C · MLAB M20K T 33.  |
|   |      |         | C M <sub>HSCLK OUT</sub> C2, C2L, I2, I2L T 36.  |
| Ν | 2014 | 3.3     | C C1 C2 T 39.  |
|   |      |         | C .rbf 5SGSD6 5SGSD8 T 47.   |
|   |      |         | A nSTATUS T 50, T 51, T 54.  |
|   |      |         | C T 58.  |
|   |      |         | C P·P.   |
|   |      |         | U I/OS S .   |
|   |      |         | U RBFS.  |
|   |      |         | U T 22.  |
|   |      |         | U LVDS T 36.   |
|   |      |         | U DCLK F 11.   |
|   |      |         | U T 23 VO <sub>CM</sub> (DC C $\cdot$ ) .  |
|   |      |         | U T 6 T 7.   |
|   |      |         | A DCLK T 55.   |
|   |      |         | U T 47.  |
|   |      |         | U · T 56.  |
| Ν | 2013 | 3.2     | U T 28   |
| Ν | 2013 | 3.1     | U T 33   |
| N | 2013 | 3.0     | U T 23 T 28  |
| 0 | 2013 | 2.9     |  |
| 0 | 2013 | 2.8     | U I 3, I 12, I 14, I 19, I 20, I 23, I 24, I 28,<br>T 30, T 31, T 32, T 33, T 36, T 39, T 40, T 41, T 42,<br>T 47, T 53, T 58, T 59<br>A F 1 F 3 |
|   |      |         | A T C  |
|   |      |         | R P .  |

### Table 61. Document Revision History (Part 2 of 3)