



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 317000   |
| Number of Logic Elements/Cells | 840000   |
| Total RAM Bits                 | 53248000   |
| Number of I/O                  | 696  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA   |
| Supplier Device Package        | 1517-HBGA (45x45)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea9k3h40c2l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 2 Electrical Characteristics

Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering (1), (2), (3) (Part 2 of 2)

| Transceiver Speed     |    |         |     | Core Spe | ed Grade |         |                    |     |
|-----------------------|----|---------|-----|----------|----------|---------|--------------------|-----|
| Grade                 | C1 | C2, C2L | C3  | C4       | 12, 12L  | 13, 13L | I3YY               | 14  |
| 3 GX channel—8.5 Gbps | _  | Yes     | Yes | Yes      | _        | Yes     | Yes <sup>(4)</sup> | Yes |

#### Notes to Table 1:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.
- (3) C2L, I2L, and I3L speed grades are for low-power devices.
- (4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices.

Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering (1), (2)

| Transacius Crad Crado                              |     | Core Speed Grade |     |     |  |  |  |  |
|--|-----|------------------|-----|-----|--|--|--|--|
| Transceiver Speed Grade                            | C1  | C2               | 12  | 13  |  |  |  |  |
| 2<br>GX channel—12.5 Gbps<br>GT channel—28.05 Gbps | Yes | Yes              | _   | _   |  |  |  |  |
| 3<br>GX channel—12.5 Gbps<br>GT channel—25.78 Gbps | Yes | Yes              | Yes | Yes |  |  |  |  |

#### Notes to Table 2:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.

### **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 1 of 2)

| Symbol              | Description  | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V <sub>CC</sub>     | Power supply for core voltage and periphery circuitry                  | -0.5    | 1.35    | V    |
| V <sub>CCPT</sub>   | Power supply for programmable power technology                         | -0.5    | 1.8     | V    |
| V <sub>CCPGM</sub>  | Power supply for configuration pins                                    | -0.5    | 3.9     | V    |
| V <sub>CC_AUX</sub> | Auxiliary supply for the programmable power technology                 | -0.5    | 3.4     | V    |
| V <sub>CCBAT</sub>  | Battery back-up power supply for design security volatile key register | -0.5    | 3.9     | V    |
| V <sub>CCPD</sub>   | I/O pre-driver power supply  | -0.5    | 3.9     | V    |
| V <sub>CCIO</sub>   | I/O power supply   | -0.5    | 3.9     | V    |

Page 6 Electrical Characteristics

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

| Symbol | Description             | Condition    | Min <sup>(4)</sup> | Тур | Max <sup>(4)</sup> | Unit |
|--------|-------------------------|--------------|--------------------|-----|--------------------|------|
| t      | Power supply ramp time  | Standard POR | 200 μs             | _   | 100 ms             | _    |
| LRAMP  | Fower supply rainp line | Fast POR     | 200 μs             | _   | 4 ms               | _    |

#### Notes to Table 6:

- (1)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Stratix V devices will not exit POR if V<sub>CCBAT</sub> stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol                 | Description   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|------------------------|---|------------|------------------------|---------|------------------------|------|
| V <sub>CCA_GXBL</sub>  | Transceiver channel PLL power supply (left  | GX, GS, GT | 2.85                   | 3.0     | 3.15                   | V    |
| (1), (3)               | side)   | ७४, ७७, ७१ | 2.375                  | 2.5     | 2.625                  | V    |
| V <sub>CCA_GXBR</sub>  | Transceiver channel PLL power supply (right   | GX, GS     | 2.85                   | 3.0     | 3.15                   | V    |
| $(1), (\overline{3})$  | side)   | রম, রহ     | 2.375                  | 2.5     | 2.625                  | V    |
| V <sub>CCA_GTBR</sub>  | Transceiver channel PLL power supply (right side)   | GT         | 2.85                   | 3.0     | 3.15                   | V    |
|                        | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades)               | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHIP_L</sub>   | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades)              | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| $V_{\text{CCHIP}\_R}$  | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades)                   | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHSSI_L</sub>  | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades)                  | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| $V_{\text{CCHSSI\_R}}$ | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)     | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        |   |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBL</sub>  | Receiver analog power supply (left side)  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                    | Treceiver arialog power supply (left side)  | un, us, ui | 0.97                   | 1.0     | 1.03                   | v    |
|                        |   |            | 1.03                   | 1.05    | 1.07                   |      |

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

|  |  |  | Calibration Accuracy |            |                |            |      |
|--|--|--|----------------------|------------|----------------|------------|------|
| Symbol   | Description  | Conditions                                       | C1                   | C2,I2      | C3,I3,<br>I3YY | C4,I4      | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15                  | ±15        | ±15            | ±15        | %    |
| $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)                  | V <sub>CCIO</sub> = 1.2 V                        | ±15                  | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>  | Internal parallel termination with calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCIO</sub> = 1.2                          | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S\_left\_shift} \end{array}$   | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                               | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |

### Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

|                             |  |                                   | Resistance Tolerance |       |                 |        |      |
|-----------------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                        | <b>C</b> 1           | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 3.0 and 2.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |

<sup>(1)</sup> OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 11

|                      |  |                                   | Resistance Tolerance |       |                 |        |      |
|----------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|
| Symbol               | Description  | Conditions                        | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)                      | V <sub>CCPD</sub> = 2.5 V         | ±25                  | ±25   | ±25             | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5) dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- (6) dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) (1)

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
|        |  | 3.0                   | 0.0297  |      |
|        | 007  | 2.5                   | 0.0344  |      |
| dR/dV  | OCT variation with voltage without recalibration | 1.8                   | 0.0499  | %/mV |
|        | Todanoration                                     | 1.5                   | 0.0744  |      |
|        |  | 1.2                   | 0.1241  |      |

Page 14 Electrical Characteristics

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devices

| I/O Standard            | I/O Standard |      |       |                             | V <sub>REF</sub> (V)    |                             |                             | V <sub>TT</sub> (V)        |                             |
|-------------------------|--------------|------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| i/U Stanuaru            | Min          | Тур  | Max   | Min                         | Тур                     | Max                         | Min                         | Тур                        | Мах                         |
| SSTL-2<br>Class I, II   | 2.375        | 2.5  | 2.625 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | V <sub>REF</sub> – 0.04     | $V_{REF}$                  | V <sub>REF</sub> + 0.04     |
| SSTL-18<br>Class I, II  | 1.71         | 1.8  | 1.89  | 0.833                       | 0.9                     | 0.969                       | V <sub>REF</sub> – 0.04     | V <sub>REF</sub>           | V <sub>REF</sub> + 0.04     |
| SSTL-15<br>Class I, II  | 1.425        | 1.5  | 1.575 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-135<br>Class I, II | 1.283        | 1.35 | 1.418 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-125<br>Class I, II | 1.19         | 1.25 | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-12<br>Class I, II  | 1.14         | 1.20 | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| HSTL-18<br>Class I, II  | 1.71         | 1.8  | 1.89  | 0.85                        | 0.9                     | 0.95                        | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSTL-15<br>Class I, II  | 1.425        | 1.5  | 1.575 | 0.68                        | 0.75                    | 0.9                         | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSTL-12<br>Class I, II  | 1.14         | 1.2  | 1.26  | 0.47 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.53 *<br>V <sub>CCIO</sub> | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSUL-12                 | 1.14         | 1.2  | 1.3   | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | _                           | _                          | _                           |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 1 of 2)

| I/O Standard            | V <sub>IL(D(</sub> | <sub>C)</sub> (V)        | V <sub>IH(D</sub>        | <sub>C)</sub> (V)       | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V)  | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I (mA)               | l <sub>oh</sub> |
|-------------------------|--------------------|--------------------------|--------------------------|-------------------------|----------------------------|--------------------------|----------------------------|----------------------------|----------------------|-----------------|
| i/U Stanuaru            | Min                | Max                      | Min                      | Max                     | Max                        | Min                      | Max                        | Min                        | I <sub>ol</sub> (mA) | (mA)            |
| SSTL-2<br>Class I       | -0.3               | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> –<br>0.31 | V <sub>REF</sub> + 0.31  | V <sub>TT</sub> –<br>0.608 | V <sub>TT</sub> + 0.608    | 8.1                  | -8.1            |
| SSTL-2<br>Class II      | -0.3               | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> – 0.31    | V <sub>REF</sub> + 0.31  | V <sub>TT</sub> – 0.81     | V <sub>TT</sub> + 0.81     | 16.2                 | -16.2           |
| SSTL-18<br>Class I      | -0.3               | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> – 0.25    | V <sub>REF</sub> + 0.25  | V <sub>TT</sub> – 0.603    | V <sub>TT</sub> + 0.603    | 6.7                  | -6.7            |
| SSTL-18<br>Class II     | -0.3               | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> + 0.25  | 0.28                       | V <sub>CCIO</sub> - 0.28   | 13.4                 | -13.4           |
| SSTL-15<br>Class I      | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> – 0.175   | V <sub>REF</sub> + 0.175 | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | 8                    | -8              |
| SSTL-15<br>Class II     | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> – 0.175   | V <sub>REF</sub> + 0.175 | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | 16                   | -16             |
| SSTL-135<br>Class I, II | _                  | V <sub>REF</sub> – 0.09  | V <sub>REF</sub> + 0.09  | _                       | V <sub>REF</sub> –<br>0.16 | V <sub>REF</sub> + 0.16  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |
| SSTL-125<br>Class I, II | _                  | V <sub>REF</sub> – 0.85  | V <sub>REF</sub> + 0.85  | _                       | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |
| SSTL-12<br>Class I, II  | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                              | V <sub>X(AC)</sub> (V) |                              | V <sub>SWING(</sub>                        | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--|---|
| I/O Standard            | Min   | Тур                   | Max   | Min               | Max                     | Min                          | Тур                    | Max                          | Min  | Max   |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5  | V <sub>CCIO</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _   |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30  |

### Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    |       |     | V <sub>CCIO</sub> (V) V <sub>DIF(DC)</sub> (V) |     |     | V <sub>X(AC)</sub> (V) |     |      |      | V <sub>CM(DC)</sub> (V | V <sub>DIF(AC)</sub> (V) |     |     |
|------------------------|-------|-----|--|-----|-----|------------------------|-----|------|------|------------------------|--------------------------|-----|-----|
| Standard               | Min   | Тур | Max  | Min | Max | Min                    | Тур | Max  | Min  | Тур                    | Max                      | Min | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8 | 1.89   | 0.2 | _   | 0.78                   | _   | 1.12 | 0.78 | _                      | 1.12                     | 0.4 | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5 | 1.575  | 0.2 |     | 0.68                   | _   | 0.9  | 0.68 |                        | 0.9                      | 0.4 | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 4 of 7)

| Symbol/                                       | Conditions  | Tra | nsceive<br>Grade | r Speed<br>1 | Trai | nsceive<br>Grade | r Speed<br>2 | Trai | nsceive<br>Grade | r Speed<br>3 | Unit |
|---|---|-----|------------------|--------------|------|------------------|--------------|------|------------------|--------------|------|
| Description                                   |   | Min | Тур              | Max          | Min  | Тур              | Max          | Min  | Тур              | Max          |      |
|   | 85– $\Omega$ setting  | _   | 85 ±<br>30%      | _            | _    | 85 ± 30%         | _            | _    | 85 ± 30%         | _            | Ω    |
| Differential on-                              | 100–Ω<br>setting  | _   | 100<br>±<br>30%  |              | _    | 100<br>±<br>30%  | _            | _    | 100<br>±<br>30%  | _            | Ω    |
| chip termination<br>resistors <sup>(21)</sup> | 120–Ω<br>setting  | _   | 120<br>±<br>30%  | _            | _    | 120<br>±<br>30%  | _            | _    | 120<br>±<br>30%  | _            | Ω    |
|   | 150-Ω<br>setting  | _   | 150<br>±<br>30%  | _            | _    | 150<br>±<br>30%  | _            | _    | 150<br>±<br>30%  | _            | Ω    |
|   | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth                       | _   | 600              | _            | _    | 600              | _            | _    | 600              | _            | mV   |
| V <sub>ICM</sub><br>(AC and DC<br>coupled)    | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V half bandwidth                       | _   | 600              | _            | _    | 600              | _            | _    | 600              | _            | mV   |
| coupleu)                                      | $V_{CCR\_GXB} = \\ 1.0 \text{ V/1.05 V} \\ \text{full} \\ \text{bandwidth}$ | _   | 700              | _            | _    | 700              | _            | _    | 700              | _            | mV   |
|   | V <sub>CCR_GXB</sub> = 1.0 V half bandwidth                                 | _   | 750              | _            | _    | 750              | _            | _    | 750              | _            | mV   |
| t <sub>LTR</sub> (11)                         | _   | _   | _                | 10           | _    | _                | 10           | _    | _                | 10           | μs   |
| t <sub>LTD</sub> (12)                         | _   | 4   | _                |              | 4    |                  |              | 4    |                  |              | μs   |
| t <sub>LTD_manual</sub> (13)                  | _   | 4   | _                |              | 4    |                  |              | 4    |                  |              | μs   |
| t <sub>LTR_LTD_manual</sub> (14)              |   | 15  |                  |              | 15   |                  | _            | 15   | _                |              | μs   |
| Run Length                                    |   | _   | _                | 200          | _    |                  | 200          | _    | -                | 200          | UI   |
| Programmable equalization (AC Gain) (10)      | Full<br>bandwidth<br>(6.25 GHz)<br>Half<br>bandwidth<br>(3.125 GHz)         | _   | _                | 16           | _    | _                | 16           | _    | _                | 16           | dB   |

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

| Symbol/   | Conditions  | Tra | nsceive<br>Grade | r Speed<br>1 | Trai | nsceive<br>Grade | r Speed<br>2 | Trai | nsceive<br>Grade | r Speed<br>3             | Unit |
|---|---|-----|------------------|--------------|------|------------------|--------------|------|------------------|--------------------------|------|
| Description   |   | Min | Тур              | Max          | Min  | Тур              | Max          | Min  | Тур              | Max                      |      |
|   | DC Gain<br>Setting = 0                            | _   | 0                | _            | _    | 0                | _            | _    | 0                | _                        | dB   |
|   | DC Gain<br>Setting = 1                            | _   | 2                | _            | _    | 2                | _            | _    | 2                | _                        | dB   |
| Programmable<br>DC gain   | DC Gain<br>Setting = 2                            |     | 4                | _            | _    | 4                |              | _    | 4                | _                        | dB   |
|   | DC Gain<br>Setting = 3                            |     | 6                |              | _    | 6                | _            | _    | 6                | _                        | dB   |
|   | DC Gain<br>Setting = 4                            | _   | 8                |              | _    | 8                |              | _    | 8                | _                        | dB   |
| Transmitter   |   |     |                  |              |      |                  |              |      |                  |                          |      |
| Supported I/O<br>Standards  | _   |     |                  |              | -    | 1.4-V ar         | nd 1.5-V PC  | ML   |                  |                          |      |
| Data rate<br>(Standard PCS)   | _   | 600 | _                | 12200        | 600  |                  | 12200        | 600  | _                | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS)  | _   | 600 | _                | 14100        | 600  | _                | 12500        | 600  | _                | 8500/<br>10312.5<br>(24) | Mbps |
|   | 85-Ω<br>setting                                   | _   | 85 ± 20%         | _            | _    | 85 ± 20%         | _            | _    | 85 ± 20%         | _                        | Ω    |
| Differential on-  | 100-Ω<br>setting                                  |     | 100<br>±<br>20%  | _            | _    | 100<br>±<br>20%  |              | _    | 100<br>±<br>20%  | _                        | Ω    |
| chip termination resistors  | 120-Ω<br>setting                                  | _   | 120<br>±<br>20%  | _            | _    | 120<br>±<br>20%  | _            | _    | 120<br>±<br>20%  | _                        | Ω    |
|   | 150-Ω<br>setting                                  | _   | 150<br>±<br>20%  | _            | _    | 150<br>±<br>20%  | _            | _    | 150<br>±<br>20%  | _                        | Ω    |
| V <sub>OCM</sub> (AC coupled)   | 0.65-V<br>setting                                 | _   | 650              | _            | _    | 650              | _            | _    | 650              | _                        | mV   |
| V <sub>OCM</sub> (DC coupled)   | _   | _   | 650              | _            | _    | 650              | _            | _    | 650              | _                        | mV   |
| Rise time (7)   | 20% to 80%  | 30  | _                | 160          | 30   | _                | 160          | 30   |                  | 160                      | ps   |
| Fall time <sup>(7)</sup>  | 80% to 20%  | 30  | _                | 160          | 30   |                  | 160          | 30   | _                | 160                      | ps   |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> = 0.5 V and slew rate of 15 ps | _   | _                | 15           | _    | _                | 15           | _    | _                | 15                       | ps   |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                             | _   | _                | 120          | _    | _                | 120          | _    | _                | 120                      | ps   |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/   | Conditions                                   | Trai | nsceive<br>Grade | r Speed<br>e 1                | Trar | sceive<br>Grade | r Speed<br>2                  | Tran | sceive<br>Grade | er Speed<br>e 3               | Unit |
|---|--|------|------------------|-------------------------------|------|-----------------|-------------------------------|------|-----------------|-------------------------------|------|
| Description   |  | Min  | Тур              | Max                           | Min  | Тур             | Max                           | Min  | Тур             | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | ı    | ı                | 500                           | _    | ı               | 500                           | _    | _               | 500                           | ps   |
| CMU PLL   |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 12500                         | 600  | _               | 12500                         | 600  | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  | _    | _                | 10                            | _    | _               | 10                            | _    | _               | 10                            | μs   |
| ATX PLL   |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000 |                  | 14100                         | 8000 |                 | 12500                         | 8000 | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| Currented Date  | L=4  | 4000 | _                | 7050                          | 4000 | _               | 6600                          | 4000 | _               | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000 | _                | 3525                          | 2000 | _               | 3300                          | 2000 | _               | 3300                          | Mbps |
| G   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 | _               | 1762.5                        | 1000 | _               | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  |      | _                | 10                            | _    | _               | 10                            | _    | _               | 10                            | μs   |
| fPLL  |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                |                               | 1    | _               |                               | 1    |                 |                               | μs   |

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Page 30 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5)  $^{(1)}$ 

| Symbol/  | Conditions   | 5         | Transceive<br>Speed Grade |              |                        | Transceive<br>peed Grade |              | Unit       |
|--|--|-----------|---------------------------|--------------|------------------------|--------------------------|--------------|------------|
| Description  |  | Min       | Тур                       | Max          | Min                    | Тур                      | Max          |            |
| Reference Clock  | •  | •         | •                         | •            | •                      | •                        | •            |            |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                    | 1.2-V PCN | /IL, 1.4-V PC             | ML, 1.5-V P  | CML, 2.5-V<br>and HCSL | PCML, Diffe              | rential LVPE | ECL, LVDS, |
| Standards  | RX reference clock pin                                 |           | 1.4-V PCML                | ., 1.5-V PCN | IL, 2.5-V PC           | ML, LVPEC                | L, and LVDS  | <b>;</b>   |
| Input Reference Clock<br>Frequency (CMU<br>PLL) <sup>(6)</sup> | _  | 40        | _                         | 710          | 40                     | _                        | 710          | MHz        |
| Input Reference Clock<br>Frequency (ATX PLL) (6)               | _  | 100       | _                         | 710          | 100                    | _                        | 710          | MHz        |
| Rise time  | 20% to 80%   | _         | _                         | 400          | _                      | _                        | 400          |            |
| Fall time  | 80% to 20%   | _         | _                         | 400          | _                      | <u> </u>                 | 400          | ps         |
| Duty cycle   | _  | 45        | _                         | 55           | 45                     | _                        | 55           | %          |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express<br>(PCIe)                                  | 30        | _                         | 33           | 30                     | _                        | 33           | kHz        |
| Spread-spectrum<br>downspread                                  | PCle   | _         | 0 to -0.5                 | _            | _                      | 0 to -0.5                | _            | %          |
| On-chip termination resistors (19)                             | _  | _         | 100                       | _            | _                      | 100                      | _            | Ω          |
| Absolute V <sub>MAX</sub> (3)                                  | Dedicated<br>reference<br>clock pin                    | _         | _                         | 1.6          | _                      | _                        | 1.6          | V          |
|  | RX reference<br>clock pin                              | _         | _                         | 1.2          | _                      | _                        | 1.2          |            |
| Absolute V <sub>MIN</sub>                                      | _  | -0.4      | _                         | _            | -0.4                   | _                        | _            | V          |
| Peak-to-peak<br>differential input<br>voltage                  | _  | 200       | _                         | 1600         | 200                    | _                        | 1600         | mV         |
| V <sub>ICM</sub> (AC coupled)                                  | Dedicated<br>reference<br>clock pin                    |           | 1050/1000                 | 2)           |                        | 1050/1000                | 2)           | mV         |
|  | RX reference<br>clock pin                              | 1         | .0/0.9/0.85               | (22)         | 1                      | .0/0.9/0.85              | (22)         | V          |
| V <sub>ICM</sub> (DC coupled)                                  | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250       | _                         | 550          | 250                    | _                        | 550          | mV         |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)  $^{(1)}$ 

| Symbol/  | Conditions  | S      | Transceive<br>peed Grade |              |              | Transceive<br>Deed Grade |             | Unit     |
|--|---|--------|--------------------------|--------------|--------------|--------------------------|-------------|----------|
| Description  |   | Min    | Тур                      | Max          | Min          | Тур                      | Max         | 1        |
|  | 100 Hz  | _      | _                        | -70          | _            | _                        | -70         |          |
| Transmitter REFCLK   | 1 kHz   | _      | _                        | -90          |              | _                        | -90         |          |
| Phase Noise (622   | 10 kHz  | _      | _                        | -100         | _            | _                        | -100        | dBc/Hz   |
| MHz) <sup>(18)</sup>   | 100 kHz   | _      | _                        | -110         | _            | _                        | -110        |          |
|  | ≥1 MHz  |        | _                        | -120         | _            |                          | -120        | 1        |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>  | 10 kHz to<br>1.5 MHz<br>(PCle)                                | _      | _                        | 3            | _            | _                        | 3           | ps (rms) |
| RREF (17)  | _   | _      | 1800<br>± 1%             | _            | _            | 1800<br>± 1%             | _           | Ω        |
| Transceiver Clocks   |   |        |                          |              |              |                          |             |          |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                                    | _      | 100 or<br>125            | _            | _            | 100 or<br>125            | _           | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency   |   | 100    | _                        | 125          | 100          |                          | 125         | MHz      |
| Receiver   |   |        |                          |              |              |                          |             |          |
| Supported I/O<br>Standards   | _   |        | 1.4-V PCML               | , 1.5-V PCML | _, 2.5-V PCI | ML, LVPEC                | L, and LVDS | 6        |
| Data rate<br>(Standard PCS) (21)   | GX channels   | 600    | _                        | 8500         | 600          | _                        | 8500        | Mbps     |
| Data rate<br>(10G PCS) (21)  | GX channels   | 600    | _                        | 12,500       | 600          | _                        | 12,500      | Mbps     |
| Data rate  | GT channels   | 19,600 | _                        | 28,050       | 19,600       | _                        | 25,780      | Mbps     |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>  | GT channels   | _      | _                        | 1.2          | _            | _                        | 1.2         | V        |
| Absolute V <sub>MIN</sub> for a receiver pin   | GT channels   | -0.4   | _                        | _            | -0.4         | _                        | _           | V        |
| Maximum peak-to-peak   | GT channels   |        | _                        | 1.6          | _            |                          | 1.6         | V        |
| differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>       | GX channels   |        |                          |              | (8)          |                          |             |          |
|  | GT channels   |        |                          |              |              |                          |             |          |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration (16), (20) | $V_{CCR\_GTB} = 1.05 \text{ V} $ $(V_{ICM} = 0.65 \text{ V})$ | _      | _                        | 2.2          | _            | _                        | 2.2         | V        |
| Johnguration 7, 17   | GX channels   |        |                          |              | (8)          |                          | •           | •        |
| Minimum differential   | GT channels   | 200    | _                        | _            | 200          |                          | _           | mV       |
| eye opening at receiver serial input pins <sup>(4)</sup> , <sup>(20)</sup>                                       | GX channels   |        |                          |              | (8)          |                          |             |          |

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/<br>Description     | Conditions | Transceiver Transceiver Speed Grade 2 Speed Grade 3 |     | Unit |     |     |     |    |
|----------------------------|------------|---|-----|------|-----|-----|-----|----|
| Description                |            | Min   | Тур | Max  | Min | Тур | Max |    |
| t <sub>pll_lock</sub> (14) | _          | _   | _   | 10   | _   | _   | 10  | μs |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>LTB</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (17) For ES devices, RREF is 2000  $\Omega$  ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Figure 6 shows the Stratix V DC gain curves for GT channels.

### Figure 6. DC Gain Curves for GT Channels

### **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Page 42 Switching Characteristics

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

|                       |     | Peformance |           |      |                  |     |     |      |  |  |  |
|-----------------------|-----|------------|-----------|------|------------------|-----|-----|------|--|--|--|
| Mode                  | C1  | C2, C2L    | 12, 12L   | C3   | 13, 13L,<br>13YY | C4  | 14  | Unit |  |  |  |
|                       |     | Modes us   | ing Three | DSPs | •                |     |     |      |  |  |  |
| One complex 18 x 25   | 425 | 425        | 415       | 340  | 340              | 275 | 265 | MHz  |  |  |  |
| Modes using Four DSPs |     |            |           |      |                  |     |     |      |  |  |  |
| One complex 27 x 27   | 465 | 465        | 465       | 380  | 380              | 300 | 290 | MHz  |  |  |  |

# **Memory Block Specifications**

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 1 of 2)

|        |                                    | Resour | ces Used |            |            | Pe         | erforman | ce      |                     |     |      |
|--------|------------------------------------|--------|----------|------------|------------|------------|----------|---------|---------------------|-----|------|
| Memory | Mode                               | ALUTS  | Memory   | <b>C</b> 1 | C2,<br>C2L | <b>C</b> 3 | C4       | 12, I2L | 13,<br>13L,<br>13YY | 14  | Unit |
|        | Single port, all supported widths  | 0      | 1        | 450        | 450        | 400        | 315      | 450     | 400                 | 315 | MHz  |
| MLAB   | Simple dual-port,<br>x32/x64 depth | 0      | 1        | 450        | 450        | 400        | 315      | 450     | 400                 | 315 | MHz  |
| IVILAD | Simple dual-port, x16 depth (3)    | 0      | 1        | 675        | 675        | 533        | 400      | 675     | 533                 | 400 | MHz  |
|        | ROM, all supported widths          | 0      | 1        | 600        | 600        | 500        | 450      | 600     | 500                 | 450 | MHz  |

Page 44 Switching Characteristics

# **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.



The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

### **High-Speed I/O Specification**

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)


| • • • •  |                                       |     |     |                  |     |                   |     |       |     |            |      |     |            |      |
|--|---------------------------------------|-----|-----|------------------|-----|-------------------|-----|-------|-----|------------|------|-----|------------|------|
| Symbol Conditions  |                                       | C1  |     | C2, C2L, I2, I2L |     | C3, I3, I3L, I3YY |     | C4,I4 |     |            | Unit |     |            |      |
| Symbol   | Conditions                            | Min | Тур | Max              | Min | Тур               | Max | Min   | Тур | Max        | Min  | Тур | Max        | Unit |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>True<br>Differential<br>I/O Standards           | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 800              | 5   | _                 | 800 | 5     |     | 625        | 5    |     | 525        | MHz  |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O<br>Standards <sup>(3)</sup> | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 800              | 5   | _                 | 800 | 5     |     | 625        | 5    |     | 525        | MHz  |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O Standards                   | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 520              | 5   | _                 | 520 | 5     |     | 420        | 5    |     | 420        | MHz  |
| f <sub>HSCLK_OUT</sub><br>(output clock<br>frequency)  | _                                     | 5   |     | 800              | 5   | _                 | 800 | 5     |     | 625<br>(5) | 5    |     | 525<br>(5) | MHz  |

Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq$  1.25 Gbps

| Jitter F | Sinusoidal Jitter (UI) |        |
|----------|------------------------|--------|
| F1       | 10,000                 | 25.000 |
| F2       | 17,565                 | 25.000 |
| F3       | 1,493,000              | 0.350  |
| F4       | 50,000,000             | 0.350  |

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.

Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



## DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

#### Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 1 of 2)

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol              | Parameter   | Minimum  | Maximum | Units |
|---------------------|---|--|---------|-------|
| t <sub>CD2UM</sub>  | CONF_DONE high to user mode (3)                   | 175  | 437     | μS    |
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                            | _       | _     |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | $t_{\text{CD2CU}}$ + (8576 $\times$ CLKUSR period) | _       | _     |


#### Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

# **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 64 I/O Timing

# **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

| Parameter                    | Minimum | Maximum | Unit |
|------------------------------|---------|---------|------|
| t <sub>RU_nCONFIG</sub> (1)  | 250     | _       | ns   |
| t <sub>RU_nRSTIMER</sub> (2) | 250     | _       | ns   |

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

# **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum | Typical | Maximum | Units |  |  |
|---------|---------|---------|-------|--|--|
| 5.3     | 7.9     | 12.5    | MHz   |  |  |

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

# **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Doromotor     | Avoilable             | Min Fast      |            | Fast Model |       | Slow Model |       |       |       |             |       |      |
|---------------|-----------------------|---------------|------------|------------|-------|------------|-------|-------|-------|-------------|-------|------|
| Parameter (1) | Available<br>Settings | Offset<br>(2) | Industrial | Commercial | C1    | C2         | C3    | C4    | 12    | 13,<br>13YY | 14    | Unit |
| D1            | 64                    | 0             | 0.464      | 0.493      | 0.838 | 0.838      | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2            | 32                    | 0             | 0.230      | 0.244      | 0.415 | 0.415      | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |

Page 70 Document Revision History

Table 61. Document Revision History (Part 2 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
|               |         | ■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.  |
|               |         | ■ Added the I3YY speed grade to the V <sub>CC</sub> description in Table 6.   |
|               |         | ■ Added the I3YY speed grade to V <sub>CCHIP_L</sub> , V <sub>CCHIP_R</sub> , V <sub>CCHSSI_L</sub> , and V <sub>CCHSSI_R</sub> descriptions in Table 7.  |
|               |         | ■ Added 240-Ω to Table 11.  |
|               |         | ■ Changed CDR PPM tolerance in Table 23.  |
|               |         | ■ Added additional max data rate for fPLL in Table 23.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.  |
|               |         | ■ Changed CDR PPM tolerance in Table 28.  |
|               |         | ■ Added additional max data rate for fPLL in Table 28.  |
|               |         | ■ Changed the mode descriptions for MLAB and M20K in Table 33.  |
|               |         | ■ Changed the Max value of f <sub>HSCLK_OUT</sub> for the C2, C2L, I2, I2L speed grades in Table 36.  |
| November 2014 | 3.3     | ■ Changed the frequency ranges for C1 and C2 in Table 39.   |
|               |         | ■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.  |
|               |         | ■ Added note about nSTATUS to Table 50, Table 51, Table 54.   |
|               |         | ■ Changed the available settings in Table 58.   |
|               |         | ■ Changed the note in "Periphery Performance".  |
|               |         | ■ Updated the "I/O Standard Specifications" section.  |
|               |         | ■ Updated the "Raw Binary File Size" section.   |
|               |         | ■ Updated the receiver voltage input range in Table 22.   |
|               |         | ■ Updated the max frequency for the LVDS clock network in Table 36.   |
|               |         | ■ Updated the DCLK note to Figure 11.   |
|               |         | ■ Updated Table 23 VO <sub>CM</sub> (DC Coupled) condition.   |
|               |         | ■ Updated Table 6 and Table 7.  |
|               |         | ■ Added the DCLK specification to Table 55.   |
|               |         | ■ Updated the notes for Table 47.   |
|               |         | ■ Updated the list of parameters for Table 56.  |
| November 2013 | 3.2     | ■ Updated Table 28  |
| November 2013 | 3.1     | ■ Updated Table 33  |
| November 2013 | 3.0     | ■ Updated Table 23 and Table 28   |
| October 2013  | 2.9     | ■ Updated the "Transceiver Characterization" section  |
| 0             |         | ■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 |
| October 2013  | 2.8     | ■ Added Figure 1 and Figure 3   |
|               |         | ■ Added the "Transceiver Characterization" section  |
|               |         | ■ Removed all "Preliminary" designations.   |