



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 359200 |
| Number of Logic Elements/Cells | 952000 |
| Total RAM Bits | 53248000 |
| Number of I/O | 696 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.93V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-HBGA (45x45) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxeabk3h40c2n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical Characteristics Page 3

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 2 of 2)

| Symbol | Description | Minimum | Maximum | Unit |
|-----------------------|--------------------------------|---------|---------|------|
| V _{CCD_FPLL} | PLL digital power supply | -0.5 | 1.8 | V |
| V _{CCA_FPLL} | PLL analog power supply | -0.5 | 3.4 | V |
| V _I | DC input voltage | -0.5 | 3.8 | V |
| T _J | Operating junction temperature | -55 | 125 | °C |
| T _{STG} | Storage temperature (No bias) | -65 | 150 | °C |
| I _{OUT} | DC output current per pin | -25 | 40 | mA |

Table 4 lists the absolute conditions for the transceiver power supply for Stratix V GX, GS, and GT devices.

Table 4. Transceiver Power Supply Absolute Conditions for Stratix V GX, GS, and GT Devices

| Symbol | Description | Devices | Minimum | Maximum | Unit |
|-----------------------|--|------------|---------|---------|------|
| V _{CCA_GXBL} | Transceiver channel PLL power supply (left side) | GX, GS, GT | -0.5 | 3.75 | V |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right side) | GX, GS | -0.5 | 3.75 | V |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | -0.5 | 3.75 | V |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHIP_R} | Transceiver hard IP power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GXBL} | Receiver analog power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GXBR} | Receiver analog power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | -0.5 | 1.35 | V |
| V _{CCT_GXBL} | Transmitter analog power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCT_GXBR} | Transmitter analog power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | -0.5 | 1.35 | V |
| V _{CCL_GTBR} | Transmitter clock network power supply (right side) | GT | -0.5 | 1.35 | V |
| V _{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | -0.5 | 1.8 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | -0.5 | 1.8 | V |

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 5 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Electrical Characteristics Page 7

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBR} | Receiver analog power supply (right side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | v |
| (2) | Treceiver analog power supply (right side) | ux, us, u1 | 0.97 | 1.0 | 1.03 | v |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCT_GXBL} | Transmitter analog power supply (left side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | Transmitter analog power supply (left side) | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| | | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| V _{CCT_GXBR} | Transmitter analog power supply (right side) | | 0.87 | 0.90 | 0.93 | |
| (2) | Transmitter analog power supply (right side) | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| V _{CCL_GTBR} | Transmitter clock network power supply | GT | 1.02 | 1.05 | 1.08 | V |
| V _{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |

Notes to Table 7:

⁽¹⁾ This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

⁽²⁾ Refer to Table 8 to select the correct power supply level for your design.

⁽³⁾ When using ATX PLLs, the supply must be 3.0 V.

⁽⁴⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Page 12 Electrical Characteristics

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) (1)

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| | | 3.0 | 0.189 | |
| | OCT variation with temperature without recalibration | 2.5 | 0.208 | |
| dR/dT | | 1.8 | 0.266 | %/°C |
| | | 1.5 | 0.273 | |
| | | 1.2 | 0.317 | |

Note to Table 13:

(1) Valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0° to $85^\circ\text{C}.$

Pin Capacitance

Table 14 lists the Stratix V device family pin capacitance.

Table 14. Pin Capacitance for Stratix V Devices

| Symbol | Description | Value | Unit |
|--------------------|--|-------|------|
| C _{IOTB} | Input capacitance on the top and bottom I/O pins | 6 | pF |
| C _{IOLR} | Input capacitance on the left and right I/O pins | 6 | pF |
| C _{OUTFB} | Input capacitance on dual-purpose clock output and feedback pins | 6 | pF |

Hot Socketing

Table 15 lists the hot socketing specifications for Stratix V devices.

Table 15. Hot Socketing Specifications for Stratix V Devices

| Symbol | Description | Maximum |
|---------------------------|--|---------------------|
| I _{IOPIN (DC)} | DC current per I/O pin | 300 μΑ |
| I _{IOPIN (AC)} | AC current per I/O pin | 8 mA ⁽¹⁾ |
| I _{XCVR-TX (DC)} | DC current per transceiver transmitter pin | 100 mA |
| I _{XCVR-RX (DC)} | DC current per transceiver receiver pin | 50 mA |

Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

Switching Characteristics Page 19

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 2 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | Transceiver Speed Grade 2 | | Transceiver Speed Grade 3 | | | Unit |
|---|--|--|------------------|---|------|------------------------------|------|------------------------------|------------------|------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors (21) | _ | _ | 100 | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | _ | -0.4 | | _ | -0.4 | _ | | -0.4 | _ | 1 | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) (3) | Dedicated reference clock pin | e 1050/1000/900/850 ⁽²⁾ 1050/1000/900/850 ⁽²⁾ 1050/1000/900/ | | 1050/1000/900/850 ⁽²⁾ 1050/1000/900/850 ⁽²⁾ 1050/1000/900/850 | | 00/850 ⁽²⁾ | mV | | | | |
| coupled) (9 | RX reference clock pin | 1.0/0.9/0.85 ⁽⁴⁾ | | | 1. | 1.0/0.9/0.85 (4) | | | 1.0/0.9/0.85 (4) | | |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | 250 | _ | 550 | mV |
| | 100 Hz | _ | _ | -70 | _ | _ | -70 | _ | _ | -70 | dBc/Hz |
| Transmitter | 1 kHz | _ | _ | -90 | _ | _ | -90 | _ | _ | -90 | dBc/Hz |
| REFCLK Phase Noise | 10 kHz | | _ | -100 | _ | _ | -100 | _ | _ | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | _ | _ | -110 | _ | _ | -110 | _ | _ | -110 | dBc/Hz |
| | ≥1 MHz | _ | _ | -120 | _ | _ | -120 | _ | _ | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) (17) | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | _ | _ | 1800 ±1% | _ | _ | 1800 ±1% | _ | _ | 180 0 ±1% | _ | Ω |
| Transceiver Clock | <u> </u> | | | _ | | | _ | | | _ | |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 100 or 125 | _ | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/ Description | Conditions | Conditions | | ceiver Speed Grade 1 | | Transceiver Speed Grade 2 | | Transceiver Speed Grade 3 | | | Unit |
|----------------------------|------------|------------|-----|-------------------------|-----|------------------------------|-----|------------------------------|-----|-----|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} (16) | _ | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs |

Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t_{I TD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.
- (13) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15) $t_{pll\ powerdown}$ is the PLL powerdown minimum pulse width.
- (16) t_{nll lock} is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (19) For ES devices, R_{REF} is 2000 Ω ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Switching Characteristics Page 29

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Page 30 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) $^{(1)}$

| Symbol/ | Conditions | 5 | Transceive Speed Grade | | | Transceive peed Grade | | Unit |
|--|--|-----------|---------------------------|--------------|------------------------|--------------------------|--------------|------------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | • | • | • | • | • | • | • | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | /IL, 1.4-V PC | ML, 1.5-V P | CML, 2.5-V and HCSL | PCML, Diffe | rential LVPE | ECL, LVDS, |
| Standards | RX reference clock pin | | 1.4-V PCML | ., 1.5-V PCN | IL, 2.5-V PC | ML, LVPEC | L, and LVDS | ; |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) (6) | _ | 100 | _ | 710 | 100 | _ | 710 | MHz |
| Rise time | 20% to 80% | _ | _ | 400 | _ | _ | 400 | |
| Fall time | 80% to 20% | _ | _ | 400 | _ | <u> </u> | 400 | - ps |
| Duty cycle | _ | 45 | _ | 55 | 45 | _ | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors (19) | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} (3) | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | _ | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | | 1050/1000 (2) | | | 1050/1000 | 2) | mV |
| | RX reference clock pin | 1 | .0/0.9/0.85 | (22) | 1 | .0/0.9/0.85 | (22) | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | mV |

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/ Description | Conditions | | Transceivei peed Grade | | T Sp | Unit | | |
|----------------------------|------------|-----|---------------------------|-----|---------|------|-----|----|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} (14) | _ | _ | _ | 10 | _ | _ | 10 | μs |

Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t_{LTB} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Page 38 Switching Characteristics

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

| | Performance | | | | | | | | |
|------------------------------|--------------------------|--------------------------|--------|------|--|--|--|--|--|
| Symbol | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 | Unit | | | | | |
| Global and Regional Clock | 717 | 650 | 580 | MHz | | | | | |
| Periphery Clock | 550 | 500 | 500 | MHz | | | | | |

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|--|---|------|---------|--|-----------|
| → (3) (4) | Input clock cycle-to-cycle jitter (f _{REF} ≥ 100 MHz) | _ | _ | 0.15 | UI (p-p) |
| t _{INCCJ} (3), (4) | Input clock cycle-to-cycle jitter (f _{REF} < 100 MHz) | -750 | | +750 | ps (p-p) |
| + (5) | Period Jitter for dedicated clock output ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 ⁽¹⁾ | ps (p-p) |
| t _{OUTPJ_DC} (5) | Period Jitter for dedicated clock output (f _{OUT} < 100 MHz) | _ | _ | 17.5 ⁽¹⁾ | mUI (p-p) |
| + (5) | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{FOUTPJ_DC} (5) | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | _ | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| + (5) | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$ | _ | _ | 175 | ps (p-p) |
| t _{outccj_dc} (5) | Cycle-to-Cycle Jitter for a dedicated clock output (f _{OUT} < 100 MHz) | _ | _ | 17.5 | mUI (p-p) |
| + (5) | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{FOUTCCJ_DC} ⁽⁵⁾ | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f _{OUT} < 100 MHz)+ | _ | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| t _{OUTPJ_IO} (5), | Period Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 600 | ps (p-p) |
| (8) | Period Jitter for a clock output on a regular I/O (f _{OUT} < 100 MHz) | _ | _ | 60 | mUI (p-p) |
| t _{FOUTPJ 10} (5), | Period Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 600 (10) | ps (p-p) |
| (8), (11) | Period Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz) | _ | _ | 60 (10) | mUI (p-p) |
| t _{outccj_10} (5), | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100$ MHz) | _ | _ | 600 | ps (p-p) |
| (8) | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} < 100 MHz) | _ | _ | 60 (10) | mUI (p-p) |
| t _{ғоитссу_10} | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100$ MHz) | _ | _ | 600 (10) | ps (p-p) |
| (8), (11) | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz) | _ | _ | 60 | mUI (p-p) |
| t _{CASC_OUTPJ_DC} | Period Jitter for a dedicated clock output in cascaded PLLs ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| (5), (6) | Period Jitter for a dedicated clock output in cascaded PLLs (f _{OUT} < 100 MHz) | _ | _ | 17.5 | mUI (p-p) |
| f _{DRIFT} | Frequency drift after PFDENA is disabled for a duration of 100 μs | _ | _ | ±10 | % |
| dK _{BIT} | Bit number of Delta Sigma Modulator (DSM) | 8 | 24 | 32 | Bits |
| k _{VALUE} | Numerator of Fraction | 128 | 8388608 | 2147483648 | _ |

Page 46 Switching Characteristics

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 3 of 4)

| | Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY | | C4,I4 | 4 | |
|---------------------------------------|---|-----|-----|------|-----|--------|--------|-----|---------|---------|-----|-------|------|------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| t _{DUTY} | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | % |
| | True Differential I/O Standards | _ | _ | 160 | _ | _ | 160 | _ | _ | 200 | _ | _ | 200 | ps |
| t _{RISE} & t _{FALL} | Emulated Differential I/O Standards with three external output resistor networks | _ | | 250 | _ | _ | 250 | _ | | 250 | _ | | 300 | ps |
| | True Differential I/O Standards | _ | _ | 150 | _ | | 150 | | _ | 150 | | _ | 150 | ps |
| TCCS | Emulated Differential I/O Standards | _ | _ | 300 | _ | _ | 300 | _ | | 300 | _ | | 300 | ps |
| Receiver | | | | | | | | | | | | | | |
| | SERDES factor J = 3 to 10 (11), (12), (13), (14), (15), (16) | 150 | _ | 1434 | 150 | _ | 1434 | 150 | _ | 1250 | 150 | _ | 1050 | Mbps |
| True Differential I/O Standards | SERDES factor J ≥ 4 LVDS RX with DPA (12), (14), (15), (16) | 150 | _ | 1600 | 150 | _ | 1600 | 150 | _ | 1600 | 150 | _ | 1250 | Mbps |
| - f _{HSDRDPA} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | (6) | _ | (7) | Mbps |

Page 48 Switching Characteristics

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard | Training Pattern | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions ⁽⁴⁾ | Maximum |
|--------------------|----------------------|---|---|----------------------|
| SPI-4 | 00000000001111111111 | 2 | 128 | 640 data transitions |
| Parallel Rapid I/O | 00001111 | 2 | 128 | 640 data transitions |
| Faranei napiu 1/0 | 10010000 | 4 | 64 | 640 data transitions |
| Miscellaneous | 10101010 | 8 | 32 | 640 data transitions |
| IVIISCEIIAIIEOUS | 01010101 | 8 | 32 | 640 data transitions |

Notes to Table 37:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps.

Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate \geq 1.25 Gbps

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

25

8.5

0.35

0.1

F1 F2

F3

F4

Jitter Frequency (Hz)

Page 50 Switching Characteristics

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 2 of 2)

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C4,I4 | 8 | 16 | ps |

Notes to Table 40:

- (1) The typical value equals the average of the minimum and maximum values.
- (2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10 ps) ± 20 ps] = 725 ps ± 20 ps.

Table 41 lists the DQS phase shift error for Stratix V devices.

Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Stratix V Devices (1)

| Number of DQS Delay Buffers | C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|--------------------------------|-----|------------------|-------------------|-------|------|
| 1 | 28 | 28 | 30 | 32 | ps |
| 2 | 56 | 56 | 60 | 64 | ps |
| 3 | 84 | 84 | 90 | 96 | ps |
| 4 | 112 | 112 | 120 | 128 | ps |

Notes to Table 41:

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 1 of 2) (2), (3)

| Clock Network | Parameter | Symbol | C1 | | C2, C2L, I2, I2L | | C3, I3, I3L, I3YY | | C4,I4 | | Unit |
|------------------|------------------------------|------------------------|-----------------|-----|------------------|-----|----------------------|------|-------|------|------|
| NEIWUIK | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Regional | Clock period jitter | t _{JIT(per)} | -50 | 50 | -50 | 50 | -55 | 55 | -55 | 55 | ps |
| | Cycle-to-cycle period jitter | t _{JIT(cc)} | -100 | 100 | -100 | 100 | -110 | 110 | -110 | 110 | ps |
| | Duty cycle jitter | $t_{JIT(duty)}$ | -50 | 50 | -50 | 50 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| | Clock period jitter | t _{JIT(per)} | -75 | 75 | - 75 | 75 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| Global | Cycle-to-cycle period jitter | t _{JIT(cc)} | -150 | 150 | -150 | 150 | -165 | 165 | -165 | 165 | ps |
| | Duty cycle jitter | t _{JIT(duty)} | - 75 | 75 | -75 | 75 | -90 | 90 | -90 | 90 | ps |

⁽¹⁾ This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a −2 speed grade is ±78 ps or ±39 ps.

Switching Characteristics Page 51

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 2 of 2) (2), (3)

| Clock Network | Parameter | Symbol | C1 | | C2, C2L, I2, I2L | | C3, I3, I3L, I3YY | | C4,I4 | | Unit |
|------------------|------------------------------|------------------------|-------|------|------------------|------|----------------------|-----|-------|-----|------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| | Clock period jitter | t _{JIT(per)} | -25 | 25 | -25 | 25 | -30 | 30 | -35 | 35 | ps |
| PHY Clock | Cycle-to-cycle period jitter | t _{JIT(cc)} | -50 | 50 | -50 | 50 | -60 | 60 | -70 | 70 | ps |
| | Duty cycle jitter | t _{JIT(duty)} | -37.5 | 37.5 | -37.5 | 37.5 | -45 | 45 | -56 | 56 | ps |

Notes to Table 42:

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

OCT Calibration Block Specifications


Table 43 lists the OCT calibration block specifications for Stratix V devices.

Table 43. OCT Calibration Block Specifications for Stratix V Devices

| Symbol | Description | Min | Тур | Max | Unit |
|-----------------------|--|-----|------|-----|--------|
| OCTUSRCLK | Clock required by the OCT calibration blocks | | _ | 20 | MHz |
| T _{OCTCAL} | Number of OCTUSRCLK clock cycles required for OCT $\ensuremath{R}_{\ensuremath{S}}/\ensuremath{R}_{\ensuremath{T}}$ calibration | _ | 1000 | _ | Cycles |
| T _{OCTSHIFT} | Number of OCTUSRCLK clock cycles required for the OCT code to shift out | _ | 32 | _ | Cycles |
| T _{RS_RT} | Time required between the $\mathtt{dyn_term_ctrl}$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT R_S and R_T (Figure 10) | _ | 2.5 | _ | ns |

Figure 10 shows the timing diagram for the oe and dyn term ctrl signals.

Figure 10. Timing Diagram for oe and dyn_term_ctrl Signals



Page 52 Configuration Specification

Duty Cycle Distortion (DCD) Specifications

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol | C | 1 | C2, C2 | C3, I2, I2L | | 3, I3L, 3YY | C4,I4 | | Unit | |
|-------------------|-----|-----|--------|-------------|-----|----------------|-------|-----|------|--|
| - | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Output Duty Cycle | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % | |

Note to Table 44:

Configuration Specification

POR Delay Specification

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast | 4 ms | 12 ms |
| Standard | 100 ms | 300 ms |

Note to Table 45:

JTAG Configuration Specifications

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol | Description | Min | Max | Unit |
|-------------------------|---------------------------------|-----|-----|------|
| t _{JCP} | TCK clock period (2) | 30 | _ | ns |
| t _{JCP} | TCK clock period ⁽²⁾ | 167 | _ | ns |
| t _{JCH} | TCK clock high time (2) | 14 | _ | ns |
| t _{JCL} | TCK clock low time (2) | 14 | _ | ns |
| t _{JPSU (TDI)} | TDI JTAG port setup time | 2 | _ | ns |
| t _{JPSU (TMS)} | TMS JTAG port setup time | 3 | _ | ns |

⁽¹⁾ The DCD numbers do not cover the core clock network.


⁽¹⁾ You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 57

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1), (2)



Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA[] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the <code>INIT_DONE</code> pin is configured into the device, the <code>INIT_DONE</code> goes low.

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol | Parameter | Minimum | Maximum | Units |
|------------------------|---|--|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nstatus low pulse width | 268 | 1,506 ⁽²⁾ | μ\$ |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | _ | 1,506 ⁽³⁾ | μ\$ |
| t _{CF2CK} (6) | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μ\$ |
| t _{ST2CK} (6) | nSTATUS high to first rising edge of DCLK | 2 | _ | μ\$ |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f | DCLK frequency (FPP ×8/×16) | _ | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | _ | 100 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (4) | 175 | 437 | μS |
| + | GOVER DOVER high to GUVERN anabled | 4 × maximum | | |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽⁵⁾ | _ | _ |

Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Configuration Specification Page 61

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Notes to Table 52:

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or ${\tt CLKUSR}$ pin.
- (3) After the option bit to enable the $INIT_DONE$ pin is configured into the device, the $INIT_DONE$ goes low.

Table 53 lists the timing parameters for AS $\times 1$ and AS $\times 4$ configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices (1), (2) (Part 1 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t _{CO} | DCLK falling edge to AS_DATAO/ASDO output | _ | 2 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | _ | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | _ | ns |

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|---------------------|---|--|---------|-------|
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 \times CLKUSR period) | _ | _ |


Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 68 Glossary

Table 60. Glossary (Part 4 of 4)

| Letter | Subject | Definitions | |
|--------|------------------------|--|--|
| | V _{CM(DC)} | DC common mode input voltage. | |
| | V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. | |
| | V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. | |
| | V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. | |
| | V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. | |
| | V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. | |
| | V _{IH(AC)} | High-level AC input voltage | |
| | V _{IH(DC)} | High-level DC input voltage | |
| V | V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. | |
| | V _{IL(AC)} | Low-level AC input voltage | |
| | V _{IL(DC)} | Low-level DC input voltage | |
| | V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. | |
| | V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. | |
| | V _{SWING} | Differential input voltage | |
| | V _X | Input differential cross point voltage | |
| | V _{OX} | Output differential cross point voltage | |
| W | W | High-speed I/O block—clock boost factor | |
| Х | | | |
| Υ | _ | _ | |
| Z | | | |