# E·XFL

### Intel - 5SGXEABN2F45I3LN Datasheet



Welcome to <u>E-XFL.COM</u>

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 359200  |
| Number of Logic Elements/Cells | 952000  |
| Total RAM Bits                 | 53248000  |
| Number of I/O                  | 840   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1932-BBGA, FCBGA  |
| Supplier Device Package        | 1932-FBGA, FC (45x45)                                       |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxeabn2f45i3ln |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|                     |                     |         |     | shoon and | le entening |         | (            | -,  |
|---------------------|---------------------|---------|-----|-----------|-------------|---------|--------------|-----|
| Transceiver Speed   | sceiver Speed Grade |         |     |           |             |         |              |     |
| Grade               | C1                  | C2, C2L | C3  | C4        | 12, 12L     | 13, 13L | <b>I</b> 3YY | 14  |
| 3                   |                     | Yes     | Yes | Yes       |             | Yes     | Yes (4)      | Yes |
| GX channel—8.5 Gbps | _                   | 165     | 165 | 165       |             | 163     | 163 17       | 165 |

### Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering <sup>(1), (2), (3)</sup> (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** <sup>(1)</sup>, <sup>(2)</sup>

| Transaction Oracle Oracle                          |     | Core Speed Grade |     |     |  |  |  |
|--|-----|------------------|-----|-----|--|--|--|
| Transceiver Speed Grade                            | C1  | 11 C2 I2         |     | 13  |  |  |  |
| 2<br>GX channel—12.5 Gbps<br>GT channel—28.05 Gbps | Yes | Yes              | _   | _   |  |  |  |
| 3<br>GX channel—12.5 Gbps<br>GT channel—25.78 Gbps | Yes | Yes              | Yes | Yes |  |  |  |

#### Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

# **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

| Table 3. | Absolute | Maximum | <b>Ratings</b> | for Stratix \ | / Devices | (Part 1 of 2) |
|----------|----------|---------|----------------|---------------|-----------|---------------|
|----------|----------|---------|----------------|---------------|-----------|---------------|

| Symbol              | Description  | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V <sub>CC</sub>     | Power supply for core voltage and periphery circuitry                  | -0.5    | 1.35    | V    |
| V <sub>CCPT</sub>   | Power supply for programmable power technology                         | -0.5    | 1.8     | V    |
| V <sub>CCPGM</sub>  | Power supply for configuration pins                                    | -0.5    | 3.9     | V    |
| V <sub>CC_AUX</sub> | Auxiliary supply for the programmable power technology                 | -0.5    | 3.4     | V    |
| V <sub>CCBAT</sub>  | Battery back-up power supply for design security volatile key register | -0.5    | 3.9     | V    |
| V <sub>CCPD</sub>   | I/O pre-driver power supply  | -0.5    | 3.9     | V    |
| V <sub>CCIO</sub>   | I/O power supply   | -0.5    | 3.9     | V    |

|   |  |  | Calibration Accuracy |            |                |            |      |
|---|--|--|----------------------|------------|----------------|------------|------|
| Symbol  | Description  | Conditions                                       | C1                   | C2,12      | C3,I3,<br>I3YY | C4,14      | Unit |
| 50-Ω R <sub>S</sub>   | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |
| 34-Ω and<br>40-Ω R <sub>S</sub>   | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCI0</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15                  | ±15        | ±15            | ±15        | %    |
| 48-Ω, 60-Ω,<br>80-Ω, and<br>240-Ω R <sub>S</sub>                                | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)  | V <sub>CCI0</sub> = 1.2 V                        | ±15                  | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>   | Internal parallel<br>termination with<br>calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 20- $Ω$ , 30- $Ω$ ,<br>40- $Ω$ ,60- $Ω$ ,<br>and<br>120- $Ω$ R <sub>T</sub>     | Internal parallel termination with calibration ( $20 \cdot \Omega$ , $30 \cdot \Omega$ , $40 \cdot \Omega$ , $60 \cdot \Omega$ , and $120 \cdot \Omega$ setting) | V <sub>CCI0</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60-Ω and 120-Ω $R_T$  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCI0</sub> = 1.2                          | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{l} \textbf{25-}\Omega\\ \textbf{R}_{S\_left\_shift} \end{array}$ | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)   | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |

| Table 11. OCT Calibration Accurat | y Specifications for Stratix V Devices <sup>(1)</sup> ( | (Part 2 of 2) |
|-----------------------------------|---|---------------|
|-----------------------------------|---|---------------|

### Note to Table 11:

(1) OCT calibration accuracy is valid at the time of calibration only.

Table 12 lists the Stratix V OCT without calibration resistance to PVT changes.

|                             |  |                            | Resistance Tolerance |       |                 |        |      |
|-----------------------------|--|----------------------------|----------------------|-------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                 | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | $V_{CCIO} = 3.0$ and 2.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination<br>without calibration (25-Ω<br>setting)   | $V_{CCI0} = 1.8$ and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination<br>without calibration (25-Ω<br>setting)   | V <sub>CCI0</sub> = 1.2 V  | ±35                  | ±35   | ±50             | ±50    | %    |

|                      |  |                            | Resistance Tolerance |       |                 |        |      |
|----------------------|--|----------------------------|----------------------|-------|-----------------|--------|------|
| Symbol               | Description  | Conditions                 | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | $V_{CCIO} = 1.8$ and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCI0</sub> = 1.2 V  | ±35                  | ±35   | ±50             | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100- $\Omega$ setting)              | V <sub>CCPD</sub> = 2.5 V  | ±25                  | ±25   | ±25             | ±25    | %    |

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

### Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} \,=\, R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the V<sub>CCIO</sub> at power-up.
- (5) dR/dT is the percentage change of  $R_{\text{SCAL}}$  with temperature.
- (6) dR/dV is the percentage change of  $\mathsf{R}_{\mathsf{SCAL}}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

| Table 13. | OCT Variation after Power-U | Calibration for Stratix V Devices | (Part 1 of 2) <sup>(1)</sup> |
|-----------|-----------------------------|-----------------------------------|------------------------------|
|-----------|-----------------------------|-----------------------------------|------------------------------|

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| dR/dV  |  | 3.0                   | 0.0297  |      |
|        | OCT variation with voltage without recalibration | 2.5                   | 0.0344  |      |
|        |  | 1.8                   | 0.0499  | %/mV |
|        |  | 1.5                   | 0.0744  |      |
|        |  | 1.2                   | 0.1241  |      |

### **Internal Weak Pull-Up Resistor**

Table 16 lists the weak pull-up resistor values for Stratix V devices.

| Symbol          | Description   | V <sub>CCIO</sub> Conditions<br>(V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|---|--|----------------------|------|
|                 |   | 3.0 ±5%  | 25                   | kΩ   |
|                 |   | 2.5 ±5%  | 25                   | kΩ   |
|                 | Value of the I/O pin pull-up resistor before                                  | 1.8 ±5%  | 25                   | kΩ   |
| R <sub>PU</sub> | and during configuration, as well as user mode if you enable the programmable | 1.5 ±5%  | 25                   | kΩ   |
|                 | pull-up resistor option.  | 1.35 ±5%   | 25                   | kΩ   |
|                 |   | 1.25 ±5%   | 25                   | kΩ   |
|                 |   | 1.2 ±5%  | 25                   | kΩ   |

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

Notes to Table 16:

(1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.

(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a  $\pm 10\%$  tolerance to cover changes over PVT.

### I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

| I/O      |       | V <sub>ccio</sub> (V) |       | V    | L (V)                       | VIH                         | (V)                     | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | IOL  | I <sub>oh</sub> |
|----------|-------|-----------------------|-------|------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|------|-----------------|
| Standard | Min   | Тур                   | Max   | Min  | Max                         | Min                         | Max                     | Max                         | Min                         | (mĀ) | (mÅ)            |
| LVTTL    | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2    | -2              |
| LVCMOS   | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.2                         | $V_{CCI0} - 0.2$            | 0.1  | -0.1            |
| 2.5 V    | 2.375 | 2.5                   | 2.625 | -0.3 | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1    | -1              |
| 1.8 V    | 1.71  | 1.8                   | 1.89  | -0.3 | 0.35 *<br>V <sub>CCI0</sub> | 0.65 *<br>V <sub>CCI0</sub> | V <sub>CCI0</sub> + 0.3 | 0.45                        | V <sub>CCI0</sub> –<br>0.45 | 2    | -2              |
| 1.5 V    | 1.425 | 1.5                   | 1.575 | -0.3 | 0.35 *<br>V <sub>CCI0</sub> | 0.65 *<br>V <sub>CCI0</sub> | V <sub>CCI0</sub> + 0.3 | 0.25 *<br>V <sub>CCI0</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2    | -2              |
| 1.2 V    | 1.14  | 1.2                   | 1.26  | -0.3 | 0.35 *<br>V <sub>CCI0</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCI0</sub> + 0.3 | 0.25 *<br>V <sub>CCI0</sub> | 0.75 *<br>V <sub>CCI0</sub> | 2    | -2              |

Table 17. Single-Ended I/O Standards for Stratix V Devices

| 1/0 Stondard            |       | V <sub>ccio</sub> (V) |       |                             | V <sub>REF</sub> (V)    |                             |                             | V <sub>TT</sub> (V)        |                             |
|-------------------------|-------|-----------------------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| I/O Standard            | Min   | Тур                   | Max   | Min                         | Min Typ                 |                             | Min                         | Тур                        | Max                         |
| SSTL-2<br>Class I, II   | 2.375 | 2.5                   | 2.625 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | V <sub>REF</sub> –<br>0.04  | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04  |
| SSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.833                       | 0.9                     | 0.969                       | V <sub>REF</sub> –<br>0.04  | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04  |
| SSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.418 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCI0</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-12<br>Class I, II  | 1.14  | 1.20                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| HSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.85                        | 0.9                     | 0.95                        | _                           | V <sub>CCI0</sub> /2       | _                           |
| HSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.68                        | 0.75                    | 0.9                         | _                           | V <sub>CCI0</sub> /2       | _                           |
| HSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.47 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.53 *<br>V <sub>CCIO</sub> | —                           | V <sub>CCI0</sub> /2       |                             |
| HSUL-12                 | 1.14  | 1.2                   | 1.3   | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | _                           | _                          | _                           |

| Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Device | es |
|---|----|
|---|----|

| Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices | (Part 1 of 2) |
|---|---------------|
|---|---------------|

| I/O Standard            | V <sub>IL(D(</sub> | <sub>:)</sub> (V)           | V <sub>IH(D</sub>           | <sub>C)</sub> (V)       | V <sub>IL(AC)</sub> (V)     | V <sub>IH(AC)</sub> (V)     | V <sub>ol</sub> (V)        | V <sub>oh</sub> (V)         | L (mA)               | I <sub>oh</sub> |
|-------------------------|--------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|----------------------|-----------------|
| ijo Stanuaru            | Min                | Max                         | Min                         | Max                     | Max                         | Min                         | Max                        | Min                         | I <sub>ol</sub> (mA) | (mÅ)            |
| SSTL-2<br>Class I       | -0.3               | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> +<br>0.15  | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> –<br>0.31  | V <sub>REF</sub> + 0.31     | V <sub>TT</sub> –<br>0.608 | V <sub>TT</sub> +<br>0.608  | 8.1                  | -8.1            |
| SSTL-2<br>Class II      | -0.3               | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> +<br>0.15  | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.31  | V <sub>REF</sub> + 0.31     | V <sub>TT</sub> –<br>0.81  | V <sub>TT</sub> +<br>0.81   | 16.2                 | -16.2           |
| SSTL-18<br>Class I      | -0.3               | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.25  | V <sub>REF</sub> + 0.25     | V <sub>TT</sub> –<br>0.603 | V <sub>TT</sub> +<br>0.603  | 6.7                  | -6.7            |
| SSTL-18<br>Class II     | -0.3               | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.25  | V <sub>REF</sub> + 0.25     | 0.28                       | V <sub>CCI0</sub> –<br>0.28 | 13.4                 | -13.4           |
| SSTL-15<br>Class I      |                    | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                       | V <sub>REF</sub> –<br>0.175 | V <sub>REF</sub> +<br>0.175 | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | 8                    | -8              |
| SSTL-15<br>Class II     | _                  | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                       | V <sub>REF</sub> –<br>0.175 | V <sub>REF</sub> +<br>0.175 | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | 16                   | -16             |
| SSTL-135<br>Class I, II |                    | V <sub>REF</sub> –<br>0.09  | V <sub>REF</sub> + 0.09     | _                       | V <sub>REF</sub> –<br>0.16  | V <sub>REF</sub> + 0.16     | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | _                    | _               |
| SSTL-125<br>Class I, II |                    | V <sub>REF</sub> –<br>0.85  | V <sub>REF</sub> + 0.85     | _                       | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | _                    | _               |
| SSTL-12<br>Class I, II  |                    | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> +<br>0.1   |                         | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub>  |                      | _               |

# **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

# **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

| Table 23. | <b>Transceiver S</b> | necifications ( | for Stratix | V GX and GS | Devices (1) | (Part 1 of 7)   |
|-----------|----------------------|-----------------|-------------|-------------|-------------|-----------------|
|           | 114113001101 0       | poontoutions    | IOI OUIUUA  |             |             | (1 41 ( 1 01 1) |

| Symbol/<br>Description   | Conditions  | Trai  | isceive<br>Grade | r Speed<br>1 | Trar     | isceive<br>Grade | r Speed<br>2        | Trar      | isceive<br>Grade | r Speed<br>3 | Unit     |
|--|---|-------|------------------|--------------|----------|------------------|---------------------|-----------|------------------|--------------|----------|
| Description  |   | Min   | Тур              | Max          | Min      | Тур              | Max                 | Min       | Тур              | Max          |          |
| <b>Reference Clock</b>   |   |       |                  |              |          |                  |                     |           |                  |              |          |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V | PCML,            | 1.4-V PCM    | L, 1.5-V |                  | , 2.5-V PCN<br>HCSL | 1L, Diffe | rential          | LVPECL, L\   | /DS, and |
| Standards  | RX reference<br>clock pin   |       |                  | 1.4-V PCMI   | _, 1.5-V | PCML,            | 2.5-V PCM           | L, LVPE   | CL, and          | d LVDS       |          |
| Input Reference<br>Clock Frequency<br>(CMU PLL) <sup>(8)</sup> | _   | 40    | _                | 710          | 40       | _                | 710                 | 40        | _                | 710          | MHz      |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100   |                  | 710          | 100      |                  | 710                 | 100       | _                | 710          | MHz      |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _                | 400          | _        | _                | 400                 | _         | _                | 400          | ps       |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _                | 400          |          |                  | 400                 | _         |                  | 400          | μο       |
| Duty cycle   | —   | 45    |                  | 55           | 45       |                  | 55                  | 45        | —                | 55           | %        |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe <sup>®</sup> )                              | 30    |                  | 33           | 30       |                  | 33                  | 30        |                  | 33           | kHz      |

| Symbol/<br>Description                                    | Conditions  | Tra | nsceive<br>Grade | r Speed<br>1 | Tra | nsceive<br>Grade | r Speed<br>2 | Trai | nsceive<br>Grade | r Speed<br>3 | Unit |
|---|---|-----|------------------|--------------|-----|------------------|--------------|------|------------------|--------------|------|
| Description   |   | Min | Тур              | Max          | Min | Тур              | Max          | Min  | Тур              | Max          |      |
|   | 85– $\Omega$ setting  |     | 85 ±<br>30%      |              | —   | 85 ±<br>30%      |              |      | 85 ±<br>30%      |              | Ω    |
| Differential on-  | 100–Ω<br>setting  | _   | 100<br>±<br>30%  |              | _   | 100<br>±<br>30%  |              | _    | 100<br>±<br>30%  |              | Ω    |
| chip termination<br>resistors <sup>(21)</sup>             | 120–Ω<br>setting  | _   | 120<br>±<br>30%  |              | _   | 120<br>±<br>30%  |              | _    | 120<br>±<br>30%  |              | Ω    |
|   | 150-Ω<br>setting  | _   | 150<br>±<br>30%  | _            | _   | 150<br>±<br>30%  |              | _    | 150<br>±<br>30%  |              | Ω    |
|   | V <sub>CCR_GXB</sub> =<br>0.85 V or 0.9<br>V<br>full<br>bandwidth   |     | 600              |              | _   | 600              | _            |      | 600              |              | mV   |
| V <sub>ICM</sub><br>(AC and DC                            | V <sub>CCR_GXB</sub> =<br>0.85 V or 0.9<br>V<br>half<br>bandwidth   | _   | 600              | _            | _   | 600              | _            | _    | 600              | _            | mV   |
| coupled)  | V <sub>CCR_GXB</sub> =<br>1.0 V/1.05 V<br>full<br>bandwidth         | _   | 700              |              | _   | 700              |              |      | 700              |              | mV   |
|   | V <sub>CCR_GXB</sub> =<br>1.0 V<br>half<br>bandwidth                |     | 750              | _            | _   | 750              | _            | _    | 750              | _            | mV   |
| t <sub>LTR</sub> <sup>(11)</sup>                          | _   | _   | —                | 10           | —   | —                | 10           | —    | —                | 10           | μs   |
| t <sub>LTD</sub> (12)                                     | _   | 4   |                  |              | 4   |                  |              | 4    |                  |              | μs   |
| t <sub>LTD_manual</sub> <sup>(13)</sup>                   |   | 4   |                  |              | 4   |                  |              | 4    | _                |              | μs   |
| t <sub>LTR_LTD_manual</sub> <sup>(14)</sup>               |   | 15  |                  |              | 15  | —                |              | 15   | —                |              | μs   |
| Run Length  | _   | _   |                  | 200          |     | —                | 200          |      | —                | 200          | UI   |
| Programmable<br>equalization<br>(AC Gain) <sup>(10)</sup> | Full<br>bandwidth<br>(6.25 GHz)<br>Half<br>bandwidth<br>(3.125 GHz) |     |                  | 16           | _   |                  | 16           | _    |                  | 16           | dB   |

 Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 4 of 7)

# Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)

| Symbol/   | Conditions                                   | Trai | isceive<br>Grade | r Speed<br>1                  | Trar | isceive<br>Grade | r Speed<br>2                  | Tran | isceive<br>Grade | er Speed<br>e 3               | Unit |
|---|--|------|------------------|-------------------------------|------|------------------|-------------------------------|------|------------------|-------------------------------|------|
| Description   |  | Min  | Тур              | Max                           | Min  | Тур              | Max                           | Min  | Тур              | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        |      |                  | 500                           | _    |                  | 500                           | _    |                  | 500                           | ps   |
| CMU PLL   |  |      |                  |                               |      |                  |                               |      |                  |                               |      |
| Supported Data<br>Range   | _  | 600  |                  | 12500                         | 600  | _                | 12500                         | 600  | _                | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | _  | 1    |                  | —                             | 1    | —                | —                             | 1    | —                | —                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  |      | _                | 10                            | _    | _                | 10                            | —    | —                | 10                            | μs   |
| ATX PLL   | 1  |      |                  |                               |      |                  |                               |      |                  |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000 |                  | 14100                         | 8000 | _                | 12500                         | 8000 | _                | 8500/<br>10312.5<br>(24)      | Mbps |
| Current and Date  | L=4  | 4000 | _                | 7050                          | 4000 | _                | 6600                          | 4000 | —                | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000 | _                | 3525                          | 2000 | _                | 3300                          | 2000 | _                | 3300                          | Mbps |
|   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 |                  | 1762.5                        | 1000 |                  | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    |                  | _                             | 1    |                  |                               | 1    | —                | _                             | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  |      |                  | 10                            | —    | —                | 10                            | —    | —                | 10                            | μs   |
| fPLL  | •  |      |                  | •                             |      |                  |                               |      | •                |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | _  | 1    | _                | _                             | 1    | _                | —                             | 1    | —                | —                             | μs   |

| Symbol/<br>Description                | Conditions | Trai | nsceive<br>Grade | eiver Speed<br>rade 1 |     | isceive<br>Grade | r Speed<br>2 | Transceiver Speed<br>Grade 3 |     |     |    | Unit |
|---------------------------------------|------------|------|------------------|-----------------------|-----|------------------|--------------|------------------------------|-----|-----|----|------|
| Description                           |            | Min  | Тур              | Max                   | Min | Тур              | Max          | Min                          | Тур | Max |    |      |
| t <sub>pll_lock</sub> <sup>(16)</sup> | _          |      |                  | 10                    |     | —                | 10           | —                            |     | 10  | μs |      |

#### Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 7 of 7)

### Notes to Table 23:

(2) The reference clock common mode voltage is equal to the V<sub>CCR\_GXB</sub> power supply level.

(3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.

- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll_powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>pll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin  $V_{ICM}$ ).
- (19) For ES devices,  $R_{BEF}$  is 2000  $\Omega \pm 1\%$ .
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

<sup>(1)</sup> Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.

Table 26 shows the approximate maximum data rate using the 10G PCS.

| Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1) |
|---|
|---|

| Mada (2)            | Transceiver | PMA Width                                | 64           | 40    | 40    | 40   | 32       | 32    |  |
|---------------------|-------------|--|--------------|-------|-------|------|----------|-------|--|
| Mode <sup>(2)</sup> | Speed Grade | PCS Width                                | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |  |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |  |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |  |
|                     | Z           | C3, I3, I3L<br>core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |  |
| FIFO or<br>Register |             | C1, C2, C2L, I2, I2L<br>core speed grade |              |       |       |      |          |       |  |
|                     | 3           | C3, I3, I3L<br>core speed grade          |              |       |       |      |          |       |  |
|                     | 3           | C4, I4<br>core speed grade               |              |       |       |      |          |       |  |
|                     |             | I3YY<br>core speed grade                 | 10.3125 Gbps |       |       |      |          |       |  |

Notes to Table 26:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 27 shows the  $V_{\text{OD}}$  settings for the GX channel.

| Symbol                                    | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) |
|---|-------------------------|-------------------------------|-------------------------|-------------------------------|
|   | 0 (1)                   | 0                             | 32                      | 640                           |
|   | 1 <sup>(1)</sup>        | 20                            | 33                      | 660                           |
|   | 2 (1)                   | 40                            | 34                      | 680                           |
|   | 3 (1)                   | 60                            | 35                      | 700                           |
|   | 4 (1)                   | 80                            | 36                      | 720                           |
|   | 5 (1)                   | 100                           | 37                      | 740                           |
|   | 6                       | 120                           | 38                      | 760                           |
|   | 7                       | 140                           | 39                      | 780                           |
|   | 8                       | 160                           | 40                      | 800                           |
|   | 9                       | 180                           | 41                      | 820                           |
|   | 10                      | 200                           | 42                      | 840                           |
|   | 11                      | 220                           | 43                      | 860                           |
|   | 12                      | 240                           | 44                      | 880                           |
|   | 13                      | 260                           | 45                      | 900                           |
|   | 14                      | 280                           | 46                      | 920                           |
| V <sub>op</sub> differential peak to peak | 15                      | 300                           | 47                      | 940                           |
| typical <sup>(3)</sup>                    | 16                      | 320                           | 48                      | 960                           |
|   | 17                      | 340                           | 49                      | 980                           |
|   | 18                      | 360                           | 50                      | 1000                          |
|   | 19                      | 380                           | 51                      | 1020                          |
|   | 20                      | 400                           | 52                      | 1040                          |
|   | 21                      | 420                           | 53                      | 1060                          |
|   | 22                      | 440                           | 54                      | 1080                          |
|   | 23                      | 460                           | 55                      | 1100                          |
|   | 24                      | 480                           | 56                      | 1120                          |
|   | 25                      | 500                           | 57                      | 1140                          |
|   | 26                      | 520                           | 58                      | 1160                          |
|   | 27                      | 540                           | 59                      | 1180                          |
|   | 28                      | 560                           | 60                      | 1200                          |
|   | 29                      | 580                           | 61                      | 1220                          |
|   | 30                      | 600                           | 62                      | 1240                          |
|   | 31                      | 620                           | 63                      | 1260                          |

Table 27. Typical V\_{0D} Setting for GX Channel, TX Termination = 100  $\Omega^{\left(2\right)}$ 

#### Note to Table 27:

(1) If TX termination resistance =  $100\Omega$ , this VOD setting is illegal.

(2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.

(3) Refer to Figure 2.

| Symbol/  | Conditions                            | 5   | Transceiver<br>Speed Grade |        |             | Transceive<br>peed Grade |        | Unit  |
|--|---------------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description  |                                       | Min | Тур                        | Max    | Min         | Тур                      | Max    |       |
| Differential on-chip<br>termination resistors <sup>(7)</sup> | GT channels                           |     | 100                        | _      | _           | 100                      | _      | Ω     |
|  | 85- $\Omega$ setting                  | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%              | _      | Ω     |
| Differential on-chip<br>termination resistors                | 100-Ω<br>setting                      | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%             | _      | Ω     |
| for GX channels <sup>(19)</sup>                              | 120-Ω<br>setting                      | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%             | _      | Ω     |
|  | 150-Ω<br>setting                      |     | 150<br>± 30%               | _      | _           | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                                | GT channels                           |     | 650                        |        | —           | 650                      | —      | mV    |
|  | VCCR_GXB =<br>0.85 V or<br>0.9 V      |     | 600                        | _      | _           | 600                      |        | mV    |
| VICM (AC and DC<br>coupled) for GX<br>Channels               | VCCR_GXB =<br>1.0 V full<br>bandwidth | _   | 700                        | _      | _           | 700                      | _      | mV    |
|  | VCCR_GXB =<br>1.0 V half<br>bandwidth |     | 750                        | _      | _           | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                              | —                                     | —   | —                          | 10     | —           | —                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                             |                                       | 4   |                            |        | 4           |                          |        | μs    |
| t <sub>LTD_manual</sub> <sup>(11)</sup>                      | —                                     | 4   | —                          | —      | 4           | —                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> <sup>(12)</sup>                  | _                                     | 15  |                            |        | 15          | —                        |        | μs    |
| Run Length   | GT channels                           | _   | _                          | 72     | —           | —                        | 72     | CID   |
| nun Lengin   | GX channels                           |     |                            |        | (8)         |                          |        |       |
| CDR PPM  | GT channels                           |     |                            | 1000   | _           | —                        | 1000   | ± PPM |
|  | GX channels                           |     |                            |        | (8)         |                          |        |       |
| Programmable   | GT channels                           | _   | _                          | 14     | —           | —                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                     | GX channels                           |     |                            |        | (8)         |                          |        |       |
| Programmable   | GT channels                           | _   | —                          | 7.5    | —           | —                        | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                       | GX channels                           |     |                            |        | (8)         |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup>    | GT channels                           | _   | 100                        | _      | _           | 100                      | _      | Ω     |
| Transmitter  | ·1                                    |     |                            |        |             |                          |        |       |
| Supported I/O<br>Standards                                   | _                                     |     |                            | 1.4-V  | and 1.5-V F | PCML                     |        |       |
| Data rate<br>(Standard PCS)                                  | GX channels                           | 600 | _                          | 8500   | 600         | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                       | GX channels                           | 600 |                            | 12,500 | 600         | _                        | 12,500 | Mbps  |

# Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)<sup>(1)</sup>

# **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to  $85^{\circ}$ C) and the industrial junction temperature range (-40° to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol                   | Parameter  | Min | Тур | Max                | Unit |
|--------------------------|--|-----|-----|--------------------|------|
|                          | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)  | 5   | _   | 800 (1)            | MHz  |
| f <sub>IN</sub>          | Input clock frequency (C3, I3, I3L, and I3YY speed grades)   | 5   | _   | 800 (1)            | MHz  |
|                          | Input clock frequency (C4, I4 speed grades)  | 5   | _   | 650 <sup>(1)</sup> | MHz  |
| f <sub>INPFD</sub>       | Input frequency to the PFD   | 5   | —   | 325                | MHz  |
| f <sub>finpfd</sub>      | Fractional Input clock frequency to the PFD  | 50  | —   | 160                | MHz  |
|                          | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)  | 600 | _   | 1600               | MHz  |
| f <sub>VCO</sub>         | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)   | 600 | _   | 1600               | MHz  |
|                          | PLL VCO operating range (C4, I4 speed grades)  | 600 | —   | 1300               | MHz  |
| t <sub>einduty</sub>     | Input clock or external feedback clock input duty cycle  | 40  |     | 60                 | %    |
|                          | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | —   | _   | 717 <sup>(2)</sup> | MHz  |
| f <sub>out</sub>         | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | _   | _   | 650 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | _   | _   | 580 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | _   | _   | 800 (2)            | MHz  |
| f <sub>out_ext</sub>     | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | _   | _   | 667 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C4, I4 speed grades)                                      | _   | _   | 553 <sup>(2)</sup> | MHz  |
| t <sub>outduty</sub>     | Duty cycle for a dedicated external clock output (when set to <b>50%</b> )                               | 45  | 50  | 55                 | %    |
| t <sub>FCOMP</sub>       | External feedback clock compensation time  | _   | —   | 10                 | ns   |
| f <sub>dyconfigclk</sub> | Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>                      | _   | _   | 100                | MHz  |
| t <sub>LOCK</sub>        | Time required to lock from the end-of-device configuration or deassertion of areset                      | _   | _   | 1                  | ms   |
| t <sub>olock</sub>       | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _   | _   | 1                  | ms   |
|                          | PLL closed-loop low bandwidth  |     | 0.3 | —                  | MHz  |
| f <sub>CLBW</sub>        | PLL closed-loop medium bandwidth   | _   | 1.5 |                    | MHz  |
|                          | PLL closed-loop high bandwidth (7)   |     | 4   | —                  | MHz  |
| t <sub>PLL_PSERR</sub>   | Accuracy of PLL phase shift  |     |     | ±50                | ps   |
| t <sub>areset</sub>      | Minimum pulse width on the areset signal   | 10  | _   |                    | ns   |

|               |   | Resour | ces Used |     |            | Pe  | erforman | ce      |                     |     |      |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory        | Mode  | ALUTS  | Memory   | C1  | C2,<br>C2L | C3  | C4       | 12, 12L | 13,<br>13L,<br>13YY | 14  | Unit |
|               | Single-port, all<br>supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port with<br>the read-during-write<br>option set to <b>Old Data</b> ,<br>all supported widths | 0      | 1        | 525 | 525        | 455 | 400      | 525     | 455                 | 400 | MHz  |
| M20K<br>Block | Simple dual-port with ECC enabled, 512 × 32   | 0      | 1        | 450 | 450        | 400 | 350      | 450     | 400                 | 350 | MHz  |
|               | Simple dual-port with<br>ECC and optional<br>pipeline registers<br>enabled, 512 × 32                      | 0      | 1        | 600 | 600        | 500 | 450      | 600     | 500                 | 450 | MHz  |
|               | True dual port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | ROM, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |

### Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)

### Notes to Table 33:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50**% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

(3) The F<sub>MAX</sub> specification is only achievable with Fitter options, MLAB Implementation In 16-Bit Deep Mode enabled.

# **Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

### **Table 34. Internal Temperature Sensing Diode Specification**

| Temperature<br>Range | Accuracy | Offset<br>Calibrated<br>Option | Sampling Rate  | Conversion<br>Time | Resolution | Minimum<br>Resolution<br>with no<br>Missing Codes |
|----------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| –40°C to 100°C       | ±8°C     | No                             | 1 MHz, 500 KHz | < 100 ms           | 8 bits     | 8 bits  |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

| Description                              | Min   | Тур   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μA   |
| V <sub>bias,</sub> voltage across diode  | 0.3   | —     | 0.9   | V    |
| Series resistance                        |       | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 |      |

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled

| rx_reset      | i |  |  |
|---------------|---|--|--|
| rx_dpa_locked |   |  |  |
|               |   |  |  |

Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard           | Training Pattern    | Number of Data<br>Transitions in One<br>Repetition of the<br>Training Pattern | Number of<br>Repetitions per 256<br>Data Transitions <sup>(4)</sup> | Maximum              |
|--------------------|---------------------|---|---|----------------------|
| SPI-4              | 0000000001111111111 | 2   | 128   | 640 data transitions |
| Parallel Rapid I/O | 00001111            | 2   | 128   | 640 data transitions |
|                    | 10010000            | 4   | 64  | 640 data transitions |
| Miscellaneous      | 10101010            | 8   | 32  | 640 data transitions |
| wiscenareous       | 01010101            | 8   | 32  | 640 data transitions |

### Notes to Table 37:

(1) The DPA lock time is for one channel.


(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.

(3) The DPA lock time stated in this table applies to both commercial and industrial grade.

(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps.






| Jitter Fre | Sinusoidal Jitter (UI) |        |
|------------|------------------------|--------|
| F1         | 10,000                 | 25.000 |
| F2         | 17,565                 | 25.000 |
| F3         | 1,493,000              | 0.350  |
| F4         | 50,000,000             | 0.350  |

| Table 38. | LVDS Soft-CDR/D | PA Sinusoidal | <b>Jitter Mask Valu</b> | es for a Data Ra | te > 1.25 Gbps |
|-----------|-----------------|---------------|-------------------------|------------------|----------------|
|-----------|-----------------|---------------|-------------------------|------------------|----------------|

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.





### **DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications**

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

#### Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices <sup>(1), (2)</sup> (Part 1 of 2)

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

| Symbol            | Description                              | Min | Max                       | Unit |
|-------------------|--|-----|---------------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | —                         | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | —   | 11 <sup>(1)</sup>         | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | —   | 14 <sup>(1)</sup>         | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | —   | <b>1</b> 4 <sup>(1)</sup> | ns   |

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

Notes to Table 46:

(1) A 1 ns adder is required for each V<sub>CCI0</sub> voltage step down from 3.0 V. For example,  $t_{JPC0} = 12$  ns if V<sub>CCI0</sub> of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

(2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

# **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".


Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|--------------|--------|------------------------------|--------------------------------|--|
|              | FCOVAD | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                                    |
|              | 5SGXA3 | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                                    |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                                    |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                                    |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                                    |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                                    |
| Stratix V GT | 5SGTC5 | _                            | 269,979,008                    | 562,392                                    |
| Stratix V GT | 5SGTC7 | _                            | 269,979,008                    | 562,392                                    |
|              | 5SGSD3 | _                            | 137,598,880                    | 564,504                                    |
|              | 5SGSD4 | F1517                        | 213,798,880                    | 563,672                                    |
| Stratix V GS | 556504 | _                            | 137,598,880                    | 564,504                                    |
|              | 5SGSD5 | _                            | 213,798,880                    | 563,672                                    |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                                    |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                                    |

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

### FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.





### Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nstatus low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT DONE goes low.

# **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

| Table 52. | DCLK Frequency | Specification in the <i>l</i> | AS Configuration Scheme | (1), (2) |
|-----------|----------------|-------------------------------|-------------------------|----------|
|-----------|----------------|-------------------------------|-------------------------|----------|

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |


#### Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





### Notes to Figure 14:

- (1) If you are using AS  $\times 4$  mode, this signal represents the AS\_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

| Symbol          | Parameter                                   | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t <sub>CO</sub> | DCLK falling edge to AS_DATA0/ASDO output   | —       | 2       | ns    |
| t <sub>SU</sub> | Data setup time before falling edge on DCLK | 1.5     | _       | ns    |
| t <sub>H</sub>  | Data hold time after falling edge on DCLK   | 0       | _       | ns    |

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol                            | Parameter   | Minimum  | Maximum              | Units |
|-----------------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —  | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —  | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2  | —                    | μS    |
| t <sub>status</sub>               | nSTATUS low pulse width                           | 268  | 1,506 <sup>(1)</sup> | μS    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506  | —                    | μS    |
| t <sub>ST2CK</sub> <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2  | —                    | μS    |
| t <sub>DSU</sub>                  | DATA [] setup time before rising edge on DCLK     | 5.5  | _                    | ns    |
| t <sub>DH</sub>                   | DATA [] hold time after rising edge on DCLK       | 0  | _                    | ns    |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45\times 1/f_{MAX}$   | —                    | S     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45\times 1/f_{MAX}$   | —                    | S     |
| t <sub>CLK</sub>                  | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f <sub>MAX</sub>                  | DCLK frequency                                    | —  | 125                  | MHz   |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode <sup>(3)</sup>        | 175  | 437                  | μS    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum<br>DCLK period   | —                    | _     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + \\ (8576 \times \text{CLKUSR} \\ \text{period}) \ \ ^{(4)} \end{array}$ | _                    | _     |

### Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

# Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. Initialization Clock Source Option and the Maximu |
|---|
|---|

| Initialization Clock<br>Source | Configuration Schemes      | Maximum<br>Frequency | Minimum Number of Clock<br>Cycles <sup>(1)</sup> |
|--------------------------------|----------------------------|----------------------|--|
| Internal Oscillator            | AS, PS, FPP                | 12.5 MHz             |  |
| CLKUSR                         | AS, PS, FPP <sup>(2)</sup> | 125 MHz              | 8576   |
| DCLK                           | PS, FPP                    | 125 MHz              |  |

### Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.