



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 225400  |
| Number of Logic Elements/Cells | 597000  |
| Total RAM Bits                 | 53248000  |
| Number of I/O                  | 600   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1760-BBGA, FCBGA  |
| Supplier Device Package        | 1760-FCBGA (42.5x42.5)                                      |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxeb6r1f43c2ln |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

|  |  |  |            | Calibratio | n Accuracy     |            |      |
|--|--|--|------------|------------|----------------|------------|------|
| Symbol   | Description  | Conditions                                       | C1         | C2,I2      | C3,I3,<br>I3YY | C4,I4      | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15        | ±15        | ±15            | ±15        | %    |
| $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)                  | V <sub>CCIO</sub> = 1.2 V                        | ±15        | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>  | Internal parallel termination with calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCIO</sub> = 1.2                          | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S\_left\_shift} \end{array}$   | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                               | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |

#### Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

|                             |  |                                   | Resistance Tolerance |       |                 |        |      |  |
|-----------------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|--|
| Symbol                      | Description  | Conditions                        | <b>C</b> 1           | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |  |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 3.0 and 2.5 V | ±30                  | ±30   | ±40             | ±40    | %    |  |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |  |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |  |

<sup>(1)</sup> OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 11

|                      |  |                                   | Re  | ,     |                 |        |      |
|----------------------|--|-----------------------------------|-----|-------|-----------------|--------|------|
| Symbol               | Description  | Conditions                        | C1  | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30 | ±30   | ±40             | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35 | ±35   | ±50             | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)                      | V <sub>CCPD</sub> = 2.5 V         | ±25 | ±25   | ±25             | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

#### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5) dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- (6) dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) (1)

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
|        |  | 3.0                   | 0.0297  |      |
|        | OCT variation with voltage without recalibration | 2.5                   | 0.0344  |      |
| dR/dV  |  | 1.8                   | 0.0499  | %/mV |
|        |  | 1.5                   | 0.0744  |      |
|        |  | 1.2                   | 0.1241  |      |

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 18 Switching Characteristics

### **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

### **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/<br>Description   | Conditions  | Transceiver Speed<br>Grade 1 |  | Trar      | sceive<br>Grade | r Speed<br>2 | Transceiver Speed<br>Grade 3 |           |         | Unit       |          |
|--|---|------------------------------|--|-----------|-----------------|--------------|------------------------------|-----------|---------|------------|----------|
| Description  |   | Min                          | Тур  | Max       | Min             | Тур          | Max                          | Min       | Тур     | Max        |          |
| Reference Clock  |   |                              |  |           |                 |              |                              |           |         |            |          |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V                        | PCML,  | 1.4-V PCM | L, 1.5-V        |              | 2.5-V PCM<br>HCSL            | IL, Diffe | rential | LVPECL, L\ | /DS, and |
| Sidiludius   | RX reference clock pin  |                              | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |           |                 |              |                              |           |         |            |          |
| Input Reference<br>Clock Frequency<br>(CMU PLL) (8)            | _   | 40                           | _  | 710       | 40              |              | 710                          | 40        | _       | 710        | MHz      |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100                          |  | 710       | 100             |              | 710                          | 100       | _       | 710        | MHz      |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _                            | _  | 400       | _               |              | 400                          | _         | _       | 400        | nc       |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _                            | _  | 400       | _               | _            | 400                          | _         | _       | 400        | ps       |
| Duty cycle   | _   | 45                           | _  | 55        | 45              | _            | 55                           | 45        | _       | 55         | %        |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe®)   | 30                           | _  | 33        | 30              |              | 33                           | 30        | _       | 33         | kHz      |

Switching Characteristics Page 23

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/   | Conditions                                   | Trai | nsceive<br>Grade | r Speed<br>e 1                | Trar | sceive<br>Grade | r Speed<br>2                  | Tran | sceive<br>Grade | er Speed<br>e 3               | Unit |
|---|--|------|------------------|-------------------------------|------|-----------------|-------------------------------|------|-----------------|-------------------------------|------|
| Description   |  | Min  | Тур              | Max                           | Min  | Тур             | Max                           | Min  | Тур             | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | ı    | ı                | 500                           | _    | ı               | 500                           | _    | _               | 500                           | ps   |
| CMU PLL   |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 12500                         | 600  | _               | 12500                         | 600  | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  | _    | _                | 10                            | _    | _               | 10                            | _    | _               | 10                            | μs   |
| ATX PLL   | •  |      |                  |                               |      |                 |                               |      |                 |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000 |                  | 14100                         | 8000 |                 | 12500                         | 8000 | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| Cummonted Data  | L=4  | 4000 | _                | 7050                          | 4000 | _               | 6600                          | 4000 | _               | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000 | _                | 3525                          | 2000 | _               | 3300                          | 2000 | _               | 3300                          | Mbps |
| S   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 | _               | 1762.5                        | 1000 | _               | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)  |  |      |                  | 10                            | _    |                 | 10                            |      | _               | 10                            | μs   |
| fPLL  |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/<br>Description Conditions |   | Transceiver<br>Speed Grade 2 |     |     | T<br>Sp | Unit |     |    |
|-----------------------------------|---|------------------------------|-----|-----|---------|------|-----|----|
|                                   |   | Min                          | Тур | Max | Min     | Тур  | Max |    |
| t <sub>pll_lock</sub> (14)        | _ | _                            | _   | 10  | _       | _    | 10  | μs |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>LTB</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (17) For ES devices, RREF is 2000  $\Omega$  ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Page 36 Switching Characteristics

Figure 4 shows the differential transmitter output waveform.

Figure 4. Differential Transmitter/Receiver Output/Input Waveform




Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Switching Characteristics Page 39

### **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range ( $-40^{\circ}$  to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol                          | Parameter  | Min | Тур | Max                | Unit |
|---------------------------------|--|-----|-----|--------------------|------|
|                                 | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)  | 5   | _   | 800 (1)            | MHz  |
| f <sub>IN</sub>                 | Input clock frequency (C3, I3, I3L, and I3YY speed grades)   | 5   | _   | 800 (1)            | MHz  |
|                                 | Input clock frequency (C4, I4 speed grades)  | 5   | _   | 650 <sup>(1)</sup> | MHz  |
| INPFD                           | Input frequency to the PFD   | 5   | _   | 325                | MHz  |
| FINPFD                          | Fractional Input clock frequency to the PFD  | 50  | _   | 160                | MHz  |
|                                 | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)  | 600 | _   | 1600               | MHz  |
| f <sub>vco</sub> <sup>(9)</sup> | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)   | 600 | _   | 1600               | MHz  |
|                                 | PLL VCO operating range (C4, I4 speed grades)  | 600 | _   | 1300               | MHz  |
| EINDUTY                         | Input clock or external feedback clock input duty cycle  | 40  | _   | 60                 | %    |
|                                 | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | _   | _   | 717 (2)            | MHz  |
| <sup>f</sup> ouт                | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | _   | _   | 650 <sup>(2)</sup> | MHz  |
|                                 | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | _   | _   | 580 <sup>(2)</sup> | MHz  |
|                                 | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | _   | _   | 800 (2)            | MHz  |
| f <sub>OUT_EXT</sub>            | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | _   | _   | 667 (2)            | MHz  |
|                                 | Output frequency for an external clock output (C4, I4 speed grades)                                      | _   | _   | 553 <sup>(2)</sup> | MHz  |
| t <sub>оитриту</sub>            | Duty cycle for a dedicated external clock output (when set to <b>50%</b> )                               | 45  | 50  | 55                 | %    |
| FCOMP                           | External feedback clock compensation time  | _   |     | 10                 | ns   |
| DYCONFIGCLK                     | Dynamic Configuration Clock used for mgmt_clk and scanclk  | _   | _   | 100                | MHz  |
| Lock                            | Time required to lock from the end-of-device configuration or deassertion of areset                      | _   | _   | 1                  | ms   |
| DLOCK                           | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _   | _   | 1                  | ms   |
|                                 | PLL closed-loop low bandwidth  |     | 0.3 |                    | MHz  |
| :<br>CLBW                       | PLL closed-loop medium bandwidth   |     | 1.5 |                    | MHz  |
|                                 | PLL closed-loop high bandwidth (7)   | _   | 4   | _                  | MHz  |
| PLL_PSERR                       | Accuracy of PLL phase shift  |     | _   | ±50                | ps   |
| ARESET                          | Minimum pulse width on the areset signal   | 10  | _   | _                  | ns   |

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol  | Parameter   | Min  | Тур     | Max  | Unit      |
|---|---|------|---------|--|-----------|
| <b>→</b> (3) (4)  | Input clock cycle-to-cycle jitter (f <sub>REF</sub> ≥ 100 MHz)  | _    | _       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> (3), (4)   | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 |         | +750   | ps (p-p)  |
| + (5)   | Period Jitter for dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                                | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| t <sub>OUTPJ_DC</sub> (5)   | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)                                     | _    | _       | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)   | Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )              | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTPJ_DC</sub> (5)  | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                   | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| + (5)   | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$                        | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> (5)  | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>OUT</sub> < 100 MHz)                           | _    | _       | 17.5   | mUI (p-p) |
| Cycle-to-cycle Jitter for a dedicated clock output fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ ) |   | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup>  | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)+        | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>OUTPJ_IO</sub> (5),<br>(8)   | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100$ MHz)                 | _    | _       | 600  | ps (p-p)  |
|   | Period Jitter for a clock output on a regular I/O (f <sub>OUT</sub> < 100 MHz)                            | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ 10</sub> (5),   | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )     | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)   | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)                | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>outccj_10</sub> (5),   | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100$ MHz)         | _    | _       | 600  | ps (p-p)  |
| (8)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)           | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>ғоитссу_10</sub>   | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100$ MHz)      | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}}$ < 100 MHz) | _    | _       | 60   | mUI (p-p) |
| t <sub>CASC_OUTPJ_DC</sub>  | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )             | _    | _       | 175  | ps (p-p)  |
| (5), (6)  | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                  | _    | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>  | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$                                    | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>   | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>VALUE</sub>  | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   | _         |

Page 42 Switching Characteristics

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

| Mode                  |     | Peformance |           |      |                  |     |     |      |  |
|-----------------------|-----|------------|-----------|------|------------------|-----|-----|------|--|
|                       | C1  | C2, C2L    | 12, 12L   | C3   | 13, 13L,<br>13YY | C4  | 14  | Unit |  |
|                       |     | Modes us   | ing Three | DSPs | •                |     |     |      |  |
| One complex 18 x 25   | 425 | 425        | 415       | 340  | 340              | 275 | 265 | MHz  |  |
| Modes using Four DSPs |     |            |           |      |                  |     |     |      |  |
| One complex 27 x 27   | 465 | 465        | 465       | 380  | 380              | 300 | 290 | MHz  |  |

### **Memory Block Specifications**

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 1 of 2)

|        |                                    | Resources Used |        | Performance |            |     |     |         |                     |     |      |
|--------|------------------------------------|----------------|--------|-------------|------------|-----|-----|---------|---------------------|-----|------|
| Memory | Mode                               | ALUTS          | Memory | C1          | C2,<br>C2L | C3  | C4  | 12, I2L | 13,<br>13L,<br>13YY | 14  | Unit |
|        | Single port, all supported widths  | 0              | 1      | 450         | 450        | 400 | 315 | 450     | 400                 | 315 | MHz  |
| MLAD   | Simple dual-port,<br>x32/x64 depth | 0              | 1      | 450         | 450        | 400 | 315 | 450     | 400                 | 315 | MHz  |
| MLAB   | Simple dual-port, x16 depth (3)    | 0              | 1      | 675         | 675        | 533 | 400 | 675     | 533                 | 400 | MHz  |
|        | ROM, all supported widths          | 0              | 1      | 600         | 600        | 500 | 450 | 600     | 500                 | 450 | MHz  |

Page 48 Switching Characteristics

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard           | Training Pattern    | Number of Data<br>Transitions in One<br>Repetition of the<br>Training Pattern | Number of<br>Repetitions per 256<br>Data Transitions <sup>(4)</sup> | Maximum              |
|--------------------|---------------------|---|---|----------------------|
| SPI-4              | 0000000001111111111 | 2   | 128   | 640 data transitions |
| Parallel Rapid I/O | 00001111            | 2   | 128   | 640 data transitions |
| Farallel hapiu 1/0 | 10010000            | 4   | 64  | 640 data transitions |
| Miscellaneous      | 10101010            | 8   | 32  | 640 data transitions |
| Miscellaneous      | 01010101            | 8   | 32  | 640 data transitions |

#### Notes to Table 37:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps.

Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $\geq$  1.25 Gbps

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

Page 52 Configuration Specification

### **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | C1 C2, C2 |     | C2L, I2, I2L C3, I3, I3L, I3YY |     | C4,14 |     | Unit |   |
|-------------------|-----|-----------|-----|--------------------------------|-----|-------|-----|------|---|
|                   | Min | Max       | Min | Max                            | Min | Max   | Min | Max  |   |
| Output Duty Cycle | 45  | 55        | 45  | 55                             | 45  | 55    | 45  | 55   | % |

#### Note to Table 44:

# **Configuration Specification**

### **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

#### Note to Table 45:

### **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description                     | Min | Max | Unit |
|-------------------------|---------------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)            | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period <sup>(2)</sup> | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)         | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)          | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time        | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time        | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 53

| Table 46. | JTAG Timino | Parameters a | nd Values | for Stratix V Devices |
|-----------|-------------|--------------|-----------|-----------------------|
|-----------|-------------|--------------|-----------|-----------------------|

| Symbol            | Description                              | Min | Max               | Unit |
|-------------------|--|-----|-------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                 | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | _   | 11 <sup>(1)</sup> | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | _   | 14 <sup>(1)</sup> | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | _   | 14 <sup>(1)</sup> | ns   |

#### Notes to Table 46:

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

### **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |
|--------------|--------|------------------------------|--------------------------------|---------------------------------|
|              | ECCVAO | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                         |
|              | 5SGXA3 | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                         |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                         |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                         |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                         |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                         |
| Chrotin V CT | 5SGTC5 | _                            | 269,979,008                    | 562,392                         |
| Stratix V GT | 5SGTC7 | _                            | 269,979,008                    | 562,392                         |
|              | 5SGSD3 | _                            | 137,598,880                    | 564,504                         |
|              | FCCCD4 | F1517                        | 213,798,880                    | 563,672                         |
| Ctrativ V CC | 5SGSD4 | _                            | 137,598,880                    | 564,504                         |
| Stratix V GS | 5SGSD5 | _                            | 213,798,880                    | 563,672                         |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                         |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                         |

Page 54 Configuration Specification

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family          | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |
|-----------------|--------|---------|--------------------------------|---------------------------------|
| Stratix V E (1) | 5SEE9  | _       | 342,742,976                    | 700,888                         |
| Stratix V L 17  | 5SEEB  | _       | 342,742,976                    | 700,888                         |

#### Notes to Table 47:

- (1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.
- (2) 36-transceiver devices.
- (3) 24-transceiver devices.
- (4) File size for the periphery image.
- (5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help*.

Table 48 lists the minimum configuration time estimates for Stratix V devices.

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

|         | Banker         |       | Active Serial (1)                  | )     | Fast Passive Parallel <sup>(2)</sup> |            |                        |  |
|---------|----------------|-------|------------------------------------|-------|--------------------------------------|------------|------------------------|--|
| Variant | Member<br>Code | Width | Width DCLK (MHz) Min Cor<br>Time ( |       | Width                                | DCLK (MHz) | Min Config<br>Time (s) |  |
|         | A3             | 4     | 100                                | 0.534 | 32                                   | 100        | 0.067                  |  |
|         | AS             | 4     | 100                                | 0.344 | 32                                   | 100        | 0.043                  |  |
|         | A4             | 4     | 100                                | 0.534 | 32                                   | 100        | 0.067                  |  |
|         | A5             | 4     | 100                                | 0.675 | 32                                   | 100        | 0.084                  |  |
|         | A7             | 4     | 100                                | 0.675 | 32                                   | 100        | 0.084                  |  |
| GX      | A9             | 4     | 100                                | 0.857 | 32                                   | 100        | 0.107                  |  |
|         | AB             | 4     | 100                                | 0.857 | 32                                   | 100        | 0.107                  |  |
|         | B5             | 4     | 100                                | 0.676 | 32                                   | 100        | 0.085                  |  |
|         | B6             | 4     | 100                                | 0.676 | 32                                   | 100        | 0.085                  |  |
|         | В9             | 4     | 100                                | 0.857 | 32                                   | 100        | 0.107                  |  |
|         | BB             | 4     | 100                                | 0.857 | 32                                   | 100        | 0.107                  |  |
| GT      | C5             | 4     | 100                                | 0.675 | 32                                   | 100        | 0.084                  |  |
| G1      | C7             | 4     | 100                                | 0.675 | 32                                   | 100        | 0.084                  |  |

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μ\$   |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _  | 1,506 <sup>(3)</sup> | μ\$   |
| t <sub>CF2CK</sub> (6) | nCONFIG high to first rising edge on DCLK         | 1,506  | _                    | μ\$   |
| t <sub>ST2CK</sub> (6) | nSTATUS high to first rising edge of DCLK         | 2  | _                    | μ\$   |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0  | _                    | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (4)                   | 175  | 437                  | μS    |
| +                      | GOVER DOVER high to GUVERN anabled                | 4 × maximum  |                      |       |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | DCLK period  |                      |       |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | _                    | _     |

#### Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

### FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Page 64 I/O Timing

### **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

| Parameter                    | Minimum | Maximum | Unit |
|------------------------------|---------|---------|------|
| t <sub>RU_nCONFIG</sub> (1)  | 250     | _       | ns   |
| t <sub>RU_nRSTIMER</sub> (2) | 250     | _       | ns   |

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

### **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum | Typical | Maximum | Units |  |  |
|---------|---------|---------|-------|--|--|
| 5.3     | 7.9     | 12.5    | MHz   |  |  |

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

### **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Doromotor     | Avoilable             | Min           | Fast       | Model      |       |       |       | Slow M | lodel |             |       |      |
|---------------|-----------------------|---------------|------------|------------|-------|-------|-------|--------|-------|-------------|-------|------|
| Parameter (1) | Available<br>Settings | Offset<br>(2) | Industrial | Commercial | C1    | C2    | C3    | C4     | 12    | 13,<br>13YY | 14    | Unit |
| D1            | 64                    | 0             | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011  | 0.844 | 0.921       | 1.006 | ns   |
| D2            | 32                    | 0             | 0.230      | 0.244      | 0.415 | 0.415 | 0.459 | 0.503  | 0.417 | 0.456       | 0.500 | ns   |

Glossary Page 65

Table 58. IOE Programmable Delay for Stratix V Devices (Part 2 of 2)

| Parameter | Available Min | Fast Model |            | Slow Model |       |       |       |       |       |             |       |      |
|-----------|---------------|------------|------------|------------|-------|-------|-------|-------|-------|-------------|-------|------|
| (1)       | Settings      | Offset (2) | Industrial | Commercial | C1    | C2    | C3    | C4    | 12    | 13,<br>13YY | 14    | Unit |
| D3        | 8             | 0          | 1.587      | 1.699      | 2.793 | 2.793 | 2.992 | 3.192 | 2.811 | 3.047       | 3.257 | ns   |
| D4        | 64            | 0          | 0.464      | 0.492      | 0.838 | 0.838 | 0.924 | 1.011 | 0.843 | 0.920       | 1.006 | ns   |
| D5        | 64            | 0          | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D6        | 32            | 0          | 0.229      | 0.244      | 0.415 | 0.415 | 0.458 | 0.503 | 0.418 | 0.456       | 0.499 | ns   |

#### Notes to Table 58:

- (1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.
- (2) Minimum offset does not include the intrinsic delay.

### **Programmable Output Buffer Delay**

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

Table 59. Programmable Output Buffer Delay for Stratix V Devices (1)

| Symbol              | Parameter                  | Typical     | Unit |  |
|---------------------|----------------------------|-------------|------|--|
|                     |                            | 0 (default) | ps   |  |
| D                   | Rising and/or falling edge | 25          | ps   |  |
| D <sub>OUTBUF</sub> | delay                      | 50          | ps   |  |
|                     |                            | 75          | ps   |  |

#### Note to Table 59:

# **Glossary**

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

| Letter   | Subject  | Definitions  |  |  |
|--|--|--|--|--|
| Α  |  |  |  |  |
| В  | _  | _  |  |  |
| С  |  |  |  |  |
| D  |  |  |  |  |
| E  |  |  |  |  |
|  | f <sub>HSCLK</sub> Left and right PLL input clock frequency.   |  |  |  |
| F  | $f_{HSDR}$ High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate $(f_{HSDR} = 1/TUI)$ , non-DPA. |  |  |  |
| High-speed I/O block—Maximum and minimum <b>LVDS</b> data trans (f <sub>HSDRDPA</sub> = 1/TUI), DPA. |  | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA. |  |  |

<sup>(1)</sup> You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter           | Subject                       | Definitions  |
|------------------|-------------------------------|--|
| G                |                               |  |
| Н                | _                             | <del>-</del>   |
| 1                |                               |  |
| J                | JTAG Timing<br>Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus).  JTAG Timing Specifications:  TMS  TDI  TCK  TJPSU  TJ |
| K<br>L<br>M<br>N | _                             |  |
| P                | PLL<br>Specifications         | Diagram of PLL Specifications (1)  CLKOUT Pins  Four Core Clock  Reconfigurable in User Mode  External Feedback  Note:  (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.   |
| Q                | _                             | <del>-</del>   |
| R                | R <sub>L</sub>                | Receiver differential input discrete resistor (external to the Stratix V device).  |
|                  | _ <u>-</u>                    | 1  |

Page 70 Document Revision History

Table 61. Document Revision History (Part 2 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
|               |         | ■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.  |
|               |         | ■ Added the I3YY speed grade to the V <sub>CC</sub> description in Table 6.   |
|               |         | ■ Added the I3YY speed grade to V <sub>CCHIP_L</sub> , V <sub>CCHIP_R</sub> , V <sub>CCHSSI_L</sub> , and V <sub>CCHSSI_R</sub> descriptions in Table 7.  |
|               |         | ■ Added 240-Ω to Table 11.  |
|               |         | ■ Changed CDR PPM tolerance in Table 23.  |
|               |         | ■ Added additional max data rate for fPLL in Table 23.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.  |
|               |         | ■ Changed CDR PPM tolerance in Table 28.  |
|               |         | ■ Added additional max data rate for fPLL in Table 28.  |
|               |         | ■ Changed the mode descriptions for MLAB and M20K in Table 33.  |
|               |         | ■ Changed the Max value of f <sub>HSCLK_OUT</sub> for the C2, C2L, I2, I2L speed grades in Table 36.  |
| November 2014 | 3.3     | ■ Changed the frequency ranges for C1 and C2 in Table 39.   |
|               |         | ■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.  |
|               |         | ■ Added note about nSTATUS to Table 50, Table 51, Table 54.   |
|               |         | ■ Changed the available settings in Table 58.   |
|               |         | ■ Changed the note in "Periphery Performance".  |
|               |         | ■ Updated the "I/O Standard Specifications" section.  |
|               |         | ■ Updated the "Raw Binary File Size" section.   |
|               |         | ■ Updated the receiver voltage input range in Table 22.   |
|               |         | ■ Updated the max frequency for the LVDS clock network in Table 36.   |
|               |         | ■ Updated the DCLK note to Figure 11.   |
|               |         | ■ Updated Table 23 VO <sub>CM</sub> (DC Coupled) condition.   |
|               |         | ■ Updated Table 6 and Table 7.  |
|               |         | ■ Added the DCLK specification to Table 55.   |
|               |         | ■ Updated the notes for Table 47.   |
|               |         | ■ Updated the list of parameters for Table 56.  |
| November 2013 | 3.2     | ■ Updated Table 28  |
| November 2013 | 3.1     | ■ Updated Table 33  |
| November 2013 | 3.0     | ■ Updated Table 23 and Table 28   |
| October 2013  | 2.9     | ■ Updated the "Transceiver Characterization" section  |
|               |         | ■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 |
| October 2013  | 2.8     | ■ Added Figure 1 and Figure 3   |
|               |         | ■ Added the "Transceiver Characterization" section  |
|               |         | ■ Removed all "Preliminary" designations.   |

Page 72 Document Revision History