# E·XFL

# Intel - 5SGXEB6R2F43I2N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

Product Status	Obsolete
Number of LABs/CLBs	225400
Number of Logic Elements/Cells	597000
Total RAM Bits	53248000
Number of I/O	600
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1760-BBGA, FCBGA
Supplier Device Package	1760-FCBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5sgxeb6r2f43i2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

							(	-,		
Transceiver Speed	Core Speed Grade									
Grade	C1	C2, C2L	C3	C4	12, 12L	13, 13L	<b>I</b> 3YY	14		
3		Yes	Yes	Yes		Yes	Yes (4)	Yes		
GX channel—8.5 Gbps		165	165	165		163	163 17	165		

### Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering <sup>(1), (2), (3)</sup> (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** <sup>(1)</sup>, <sup>(2)</sup>

Transaction Oracle Oracle	Core Speed Grade							
Transceiver Speed Grade	C1	C2	12	13				
2 GX channel—12.5 Gbps GT channel—28.05 Gbps	Yes	Yes	_	_				
3 GX channel—12.5 Gbps GT channel—25.78 Gbps	Yes	Yes	Yes	Yes				

#### Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

# **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 3.	Absolute	Maximum	<b>Ratings</b>	for Stratix \	/ Devices	(Part 1 of 2)
----------	----------	---------	----------------	---------------	-----------	---------------

Symbol	Description	Minimum	Maximum	Unit
V <sub>CC</sub>	Power supply for core voltage and periphery circuitry	-0.5	1.35	V
V <sub>CCPT</sub>	Power supply for programmable power technology	-0.5	1.8	V
V <sub>CCPGM</sub>	Power supply for configuration pins	-0.5	3.9	V
V <sub>CC_AUX</sub>	Auxiliary supply for the programmable power technology	-0.5	3.4	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	-0.5	3.9	V
V <sub>CCPD</sub>	I/O pre-driver power supply	-0.5	3.9	V
V <sub>CCIO</sub>	I/O power supply	-0.5	3.9	V

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

Conditions	Core Speed Grade	VCCR_GXB & VCCT_GXB <sup>(2)</sup>	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:	All	1.05			
<ul> <li>Data rate &gt; 10.3 Gbps.</li> <li>DFE is used.</li> </ul>	All	1.05			
If ANY of the following conditions are true <sup>(1)</sup> :			3.0		
ATX PLL is used.					
■ Data rate > 6.5Gbps.	All	1.0			
■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.				1.5	V
If ALL of the following	C1, C2, I2, and I3YY	0.90	2.5		
<ul><li>conditions are true:</li><li>ATX PLL is not used.</li></ul>					
■ Data rate ≤ 6.5Gbps.	C2L, C3, C4, I2L, I3, I3L, and I4	0.85	2.5		
<ul> <li>DFE, AEQ, and EyeQ are not used.</li> </ul>					

# Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

# **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

#### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

			Calibration Accuracy					
Symbol	Description	Conditions	C1	C2,12	C3,I3, I3YY	C4,14	Unit	
50-Ω R <sub>S</sub>	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCI0</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	±15	±15	%	
34-Ω and 40-Ω R <sub>S</sub>	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCI0</sub> = 1.5, 1.35, 1.25, 1.2 V	±15	±15	±15	±15	%	
48-Ω, 60-Ω, 80-Ω, and 240-Ω R <sub>S</sub>	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)	V <sub>CCI0</sub> = 1.2 V	±15	±15	±15	±15	%	
50-Ω R <sub>T</sub>	Internal parallel termination with calibration (50-Ω setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2 V	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%	
20- $Ω$ , 30- $Ω$ , 40- $Ω$ ,60- $Ω$ , and 120- $Ω$ R <sub>T</sub>	Internal parallel termination with calibration ( $20 \cdot \Omega$ , $30 \cdot \Omega$ , $40 \cdot \Omega$ , $60 \cdot \Omega$ , and $120 \cdot \Omega$ setting)	V <sub>CCI0</sub> = 1.5, 1.35, 1.25 V	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%	
60-Ω and 120-Ω $R_T$	Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)	V <sub>CCI0</sub> = 1.2	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%	
$\begin{array}{l} \textbf{25-}\Omega\\ \textbf{R}_{S\_left\_shift} \end{array}$	Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)	V <sub>CCI0</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	±15	±15	%	

Table 11. OCT Calibration Accurat	y Specifications for Stratix V Devices <sup>(1)</sup> (	(Part 2 of 2)
-----------------------------------	---	---------------

# Note to Table 11:

(1) OCT calibration accuracy is valid at the time of calibration only.

Table 12 lists the Stratix V OCT without calibration resistance to PVT changes.

			<b>Resistance Tolerance</b>				
Symbol	Description	Conditions	C1	C2,I2	C3, I3, I3YY	C4, I4	Unit
25-Ω R, 50-Ω R <sub>S</sub>	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.0$ and 2.5 V	±30	±30	±40	±40	%
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	$V_{CCIO} = 1.8$ and 1.5 V	±30	±30	±40	±40	%
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCI0</sub> = 1.2 V	±35	±35	±50	±50	%

# **Internal Weak Pull-Up Resistor**

Table 16 lists the weak pull-up resistor values for Stratix V devices.

Symbol	Description	V <sub>CCIO</sub> Conditions (V) <sup>(3)</sup>	Value <sup>(4)</sup>	Unit
		3.0 ±5%	25	kΩ
		2.5 ±5%	25	kΩ
	Value of the I/O pin pull-up resistor before	1.8 ±5%	25	kΩ
R <sub>PU</sub>	and during configuration, as well as user mode if you enable the programmable	1.5 ±5%	25	kΩ
	pull-up resistor option.	1.35 ±5%	25	kΩ
		1.25 ±5%	25	kΩ
		1.2 ±5%	25	kΩ

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

Notes to Table 16:

(1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.

(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a  $\pm 10\%$  tolerance to cover changes over PVT.

# I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

I/O	V <sub>CCIO</sub> (V)		V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	IOL	I <sub>oh</sub>	
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÅ)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	$V_{CCI0} - 0.2$	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 * V <sub>CCI0</sub>	0.65 * V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.45	V <sub>CCI0</sub> – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 * V <sub>CCI0</sub>	0.65 * V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.25 * V <sub>CCI0</sub>	0.75 * V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 * V <sub>CCI0</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	0.25 * V <sub>CCI0</sub>	0.75 * V <sub>CCI0</sub>	2	-2

Table 17. Single-Ended I/O Standards for Stratix V Devices

I/O Standard	V <sub>IL(DI</sub>	<sub>c)</sub> (V)	V <sub>IH(D</sub>	<sub>C)</sub> (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>ol</sub> (V)	V <sub>oh</sub> (V)	I (mA)	I <sub>oh</sub>
i/U Stanuaru	Min	Max	Min	Max	Max	Min	Max	Min	l <sub>oi</sub> (mA)	(mA)
HSTL-18 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	$V_{REF} - 0.2$	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> – 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.25* V <sub>CCI0</sub>	0.75* V <sub>CCI0</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> – 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.25* V <sub>CCIO</sub>	0.75* V <sub>CCI0</sub>	16	-16
HSUL-12	_	V <sub>REF</sub> – 0.13	V <sub>REF</sub> + 0.13	_	V <sub>REF</sub> – 0.22	V <sub>REF</sub> + 0.22	0.1* V <sub>CCIO</sub>	0.9* V <sub>CCI0</sub>	_	_

# Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

Table 20. Differential SSTL I/O Standards for Stratix V Devices

I/O Standard		V <sub>ccio</sub> (V)		V <sub>SWIN</sub>	VING(DC) (V) V <sub>X(AC)</sub> (V)				V <sub>SWING(AC)</sub> (V)		
ijo Stanuaru	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V <sub>CCI0</sub> + 0.6	V <sub>CCI0</sub> /2- 0.2	_	V <sub>CCI0</sub> /2 + 0.2	0.62	V <sub>CCI0</sub> + 0.6	
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCI0</sub> + 0.6	V <sub>CCI0</sub> /2- 0.175	_	V <sub>CCI0</sub> /2 + 0.175	0.5	V <sub>CCI0</sub> + 0.6	
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(1)	V <sub>CCI0</sub> /2- 0.15	_	V <sub>CCI0</sub> /2 + 0.15	0.35	_	
SSTL-135 Class I, II	1.283	1.35	1.45	0.2	(1)	V <sub>CCI0</sub> /2- 0.15	V <sub>CCI0</sub> /2	V <sub>CCI0</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>IL(AC)</sub> - V <sub>REF</sub> )	
SSTL-125 Class I, II	1.19	1.25	1.31	0.18	(1)	V <sub>CCIO</sub> /2- 0.15	V <sub>CCI0</sub> /2	V <sub>CCI0</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	_	
SSTL-12 Class I, II	1.14	1.2	1.26	0.18	_	V <sub>REF</sub> -0.15	V <sub>CCI0</sub> /2	V <sub>REF</sub> + 0.15	-0.30	0.30	

Note to Table 20:

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)} \text{ and } V_{IL(DC)})$ .

I/O		V <sub>ccio</sub> (V)		V <sub>DIF(I</sub>	<sub>DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V	)	V <sub>DIF(</sub>	<sub>VC)</sub> (V)
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.78	_	1.12	0.78	_	1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68	_	0.9	0.68	_	0.9	0.4	_

Symbol/	Conditions	Trai	nsceive Grade	r Speed 1	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Spread-spectrum downspread	PCle	_	0 to 0.5	_	_	0 to 0.5		_	0 to 0.5	_	%
On-chip termination resistors <sup>(21)</sup>	_	_	100		_	100		_	100		Ω
Absolute V <sub>MAX</sub> <sup>(5)</sup>	Dedicated reference clock pin	_	_	1.6	_	_	1.6	_	_	1.6	V
	RX reference clock pin	_	_	1.2	_		1.2		_	1.2	
Absolute $V_{\text{MIN}}$	—	-0.4	—		-0.4	—	—	-0.4	—	—	V
Peak-to-peak differential input voltage	_	200	_	1600	200	_	1600	200	_	1600	mV
V <sub>ICM</sub> (AC	Dedicated reference clock pin	1050/	1000/90	00/850 <sup>(2)</sup>	1050/	1000/90	00/850 <sup>(2)</sup>	1050/	1000/90	00/850 <sup>(2)</sup>	mV
coupled) <sup>(3)</sup>	RX reference clock pin	1.0/0.9/0.85 (4)			1.	0/0.9/0	.85 <sup>(4)</sup>	1.0/0.9/0.85 (4)			V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250		550	250		550	250		550	mV
	100 Hz	—	—	-70	—	—	-70	—	—	-70	dBc/Hz
Transmitter	1 kHz			-90			-90		—	-90	dBc/Hz
REFCLK Phase Noise	10 kHz	—	—	-100	—	—	-100	—	—	-100	dBc/Hz
(622 MHz) <sup>(20)</sup>	100 kHz			-110	—	—	-110	—	—	-110	dBc/Hz
	≥1 MHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
Transmitter REFCLK Phase Jitter (100 MHz) <sup>(17)</sup>	10 kHz to 1.5 MHz (PCle)	_	_	3	_	_	3	_	_	3	ps (rms)
R <sub>REF</sub> (19)			1800 ±1%		_	1800 ±1%	_		180 0 ±1%		Ω
Transceiver Clocks	S										
fixedclk clock frequency	PCIe Receiver Detect		100 or 125	_	_	100 or 125	_	_	100 or 125	_	MHz

# Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)

Symbol/ Description	Conditions	Tra	nsceive Grade	r Speed 1	Tra	nsceive Grade	r Speed 2	Transceiver Speed Grade 3			Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	85– $\Omega$ setting		85 ± 30%		—	85 ± 30%			85 ± 30%		Ω
Differential on-	100–Ω setting	_	100 ± 30%		_	100 ± 30%		_	100 ± 30%		Ω
chip termination resistors <sup>(21)</sup>	120–Ω setting	_	120 ± 30%		_	120 ± 30%		_	120 ± 30%		Ω
	150-Ω setting	_	150 ± 30%	_	_	150 ± 30%		_	150 ± 30%		Ω
	V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth		600		_	600	_		600		mV
V <sub>ICM</sub> (AC and DC coupled)	V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V half bandwidth	_	600	_	_	600	_	_	600	_	mV
	V <sub>CCR_GXB</sub> = 1.0 V/1.05 V full bandwidth	_	700		_	700			700		mV
	V <sub>CCR_GXB</sub> = 1.0 V half bandwidth	_	750	_	_	750	_	_	750	_	mV
t <sub>LTR</sub> <sup>(11)</sup>	_	—	—	10	_	—	10	—	—	10	μs
t <sub>LTD</sub> (12)	_	4			4			4			μs
t <sub>LTD_manual</sub> <sup>(13)</sup>		4			4			4	_		μs
t <sub>LTR_LTD_manual</sub> <sup>(14)</sup>		15			15	—		15	—		μs
Run Length	_	_		200		—	200		—	200	UI
Programmable equalization (AC Gain) <sup>(10)</sup>	Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz)			16	_		16	_		16	dB

 Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 4 of 7)

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)
---

Mada (2)	Transceiver	PMA Width	64	40	40	40	32	32			
Mode <sup>(2)</sup>	Speed Grade	PCS Width	64	66/67	50	40	64/66/67	32			
	1	C1, C2, C2L, I2, I2L core speed grade	14.1	14.1	10.69	14.1	13.6	13.6			
	2	C1, C2, C2L, I2, I2L core speed grade	12.5	12.5	10.69	12.5	12.5	12.5			
	Z	C3, I3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88			
FIFO or Register		C1, C2, C2L, I2, I2L core speed grade									
	2	C3, I3, I3L core speed grade	8.5 Gbps								
	3 C4, I4 core speed grade										
		I3YY core speed grade			10.31	25 Gbps					

Notes to Table 26:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (	Fransceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup>
---	--

Symbol/ Description	Conditions		Transceivei peed Grade			Fransceive Deed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	Ī
t <sub>pll_lock</sub> <sup>(14)</sup>	—	—	_	10	—	—	10	μs

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>1 TR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll\_powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin  $V_{ICM}$ ).
- (17) For ES devices, RREF is 2000  $\Omega \pm 1\%$ .
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Table 29 shows the  $V_{\text{OD}}$  settings for the GT channel.

Table 29.	Typical Von Setting	g for GT Channel, T	<b>EX Termination = 100</b> $\Omega$
-----------	---------------------	---------------------	--------------------------------------

Symbol	V <sub>OD</sub> Setting	V <sub>op</sub> Value (mV)
	0	0
	1	200
$\mathbf{V}_{0D}$ differential peak to peak typical (1)	2	400
VOD unicicilitat peak to peak typical (*)	3	600
	4	800
	5	1000

# Note:

(1) Refer to Figure 4.

# **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to  $85^{\circ}$ C) and the industrial junction temperature range (-40° to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)	5	_	800 (1)	MHz
f <sub>IN</sub>	Input clock frequency (C3, I3, I3L, and I3YY speed grades)	5	_	800 (1)	MHz
	Input clock frequency (C4, I4 speed grades)	5	_	650 <sup>(1)</sup>	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	5	—	325	MHz
f <sub>finpfd</sub>	Fractional Input clock frequency to the PFD	50	—	160	MHz
	PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)	600	_	1600	MHz
f <sub>VCO</sub>	PLL VCO operating range (C3, I3, I3L, I3YY speed grades)	600	_	1600	MHz
	PLL VCO operating range (C4, I4 speed grades)	600	—	1300	MHz
t <sub>einduty</sub>	Input clock or external feedback clock input duty cycle	40		60	%
	Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)	—	_	717 <sup>(2)</sup>	MHz
f <sub>out</sub>	Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)	_	_	650 <sup>(2)</sup>	MHz
	Output frequency for an internal global or regional clock (C4, I4 speed grades)	_	_	580 <sup>(2)</sup>	MHz
	Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)	_	_	800 (2)	MHz
f <sub>out_ext</sub>	Output frequency for an external clock output (C3, I3, I3L speed grades)	_	_	667 <sup>(2)</sup>	MHz
	Output frequency for an external clock output (C4, I4 speed grades)	_	_	553 <sup>(2)</sup>	MHz
t <sub>outduty</sub>	Duty cycle for a dedicated external clock output (when set to <b>50%</b> )	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	—	10	ns
f <sub>dyconfigclk</sub>	Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
t <sub>olock</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3	—	MHz
f <sub>CLBW</sub>	PLL closed-loop medium bandwidth	_	1.5		MHz
	PLL closed-loop high bandwidth (7)		4	—	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift			±50	ps
t <sub>areset</sub>	Minimum pulse width on the areset signal	10	_		ns

Symbol	Parameter	Min	Тур	Max	Unit
+ (3) (4)	Input clock cycle-to-cycle jitter ( $f_{REF} \ge 100 \text{ MHz}$ )	_	—	0.15	UI (p-p)
t <sub>INCCJ</sub> <sup>(3),</sup> <sup>(4)</sup>	Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)	-750	_	+750	ps (p-p)
t	Period Jitter for dedicated clock output (f_{OUT} $\geq$ 100 MHz)	_	_	175 <sup>(1)</sup>	ps (p-p)
t <sub>outpj_dc</sub> <sup>(5)</sup>	Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)	_		17.5 <sup>(1)</sup>	mUI (p-p)
+ (5)	Period Jitter for dedicated clock output in fractional PLL ( $f_{0UT} \geq 100 \text{ MHz})$	_	_	250 <sup>(11)</sup> , 175 <sup>(12)</sup>	ps (p-p)
t <sub>foutpj_dc</sub> <sup>(5)</sup>	Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)	_	_	25 <sup>(11)</sup> , 17.5 <sup>(12)</sup>	mUI (p-p)
+	Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	175	ps (p-p)
t <sub>outccj_dc</sub> <sup>(5)</sup>	Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>0UT</sub> < 100 MHz)	_	_	17.5	mUI (p-p)
<b>+</b> <i>(5)</i>	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} $\geq$ 100 MHz)	_	_	250 <sup>(11)</sup> , 175 <sup>(12)</sup>	ps (p-p)
t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup>	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )+	_	_	25 <sup>(11)</sup> , 17.5 <sup>(12)</sup>	mUI (p-p)
t <sub>outpj_io</sub> (5),	Period Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)	_	_	600	ps (p-p)
(8)	Period Jitter for a clock output on a regular I/O (f <sub>OUT</sub> < 100 MHz)	_	_	60	mUI (p-p)
t <sub>FOUTPJ_IO</sub> (5),	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600 (10)	ps (p-p)
(8), (11)	Period Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)	_	_	60 <sup>(10)</sup>	mUI (p-p)
t <sub>outccj_io</sub> (5),	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)	_	_	600	ps (p-p)
(8)	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)	_	_	60 <sup>(10)</sup>	mUI (p-p)
t <sub>foutccj_10</sub> <sup>(5),</sup>	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{0UT} \geq 100 \mbox{ MHz})$	_	_	600 <sup>(10)</sup>	ps (p-p)
(8), (11)	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )	_	_	60	mUI (p-p)
t <sub>casc_outpj_dc</sub>	Period Jitter for a dedicated clock output in cascaded PLLs (f_{0UT} $\geq$ 100 MHz)		_	175	ps (p-p)
(5), (6)	Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)		_	17.5	mUI (p-p)
f <sub>DRIFT</sub>	Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$	_	_	±10	%
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits
k <sub>value</sub>	Numerator of Fraction	128	8388608	2147483648	

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

# **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

# **High-Speed I/O Specification**

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

Sumbol	Conditions	C1		C2, C2L, I2, I2L		C3, I3, I3L, I3YY		., <b>I</b> 3YY	C4,14			Unit		
Symbol	Symbol Conditions		Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
f <sub>HSCLK_in</sub> (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 $^{(4)}$	5		800	5		800	5		625	5		525	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards <sup>(3)</sup>	Clock boost factor W = 1 to 40 $^{(4)}$	5		800	5	_	800	5		625	5		525	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(4)}$	5		520	5	_	520	5		420	5		420	MHz
f <sub>HSCLK_OUT</sub> (output clock frequency)	_	5	_	800	5	_	800	5	_	625 (5)	5	_	525 (5)	MHz

0h.a.l	Oanditiana	C1			C2, C2L, I2, I2L		C3, I3, I3L, I3YY			C4,14			Unit	
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Transmitter	•													•
	SERDES factor J = 3 to 10 (9), (11), (12), (13), (14), (15), (16)	(6)	_	1600	(6)	_	1434	(6)	_	1250	(6)	_	1050	Mbps
	$\begin{array}{c} \text{SERDES factor J} \\ \geq 4 \end{array}$													
True Differential I/O Standards	LVDS TX with DPA <sup>(12)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup>	(6)		1600	(6)		1600	(6)	_	1600	(6)	_	1250	Mbps
- f <sub>HSDR</sub> (data rate)	SERDES factor J = 2,	(6)		(7)	(6)		(7)	(6)		(7)	(6)		(7)	Mbps
	uses DDR Registers	(0)	_	(7)	(0)		(7)	(0)	_	(7)	(0)	_	(7)	wups
	SERDES factor J = 1, uses SDR Register	(6)	_	(7)	(6)	_	(7)	(6)		(7)	(6)		(7)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) <sup>(10)</sup>	SERDES factor J = 4 to 10 $(17)$	(6)		1100	(6)		1100	(6)		840	(6)		840	Mbps
t <sub>x Jitter</sub> - True Differential	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	160		_	160			160	_		160	ps
I/O Standards	Total Jitter for Data Rate < 600 Mbps	_	_	0.1	_	_	0.1	_	_	0.1	_	_	0.1	UI
t <sub>x Jitter</sub> - Emulated Differential I/O Standards	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	300	_	_	300	_	_	300	_	_	325	ps
with Three External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	_		0.2			0.2			0.2	_		0.25	UI


# Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

Jitter Fre	Sinusoidal Jitter (UI)			
F1	10,000	25.000		
F2	F2 17,565			
F3	1,493,000	0.350		
F4	0.350			

Table 38.	LVDS Soft-CDR/D	PA Sinusoidal	<b>Jitter Mask Valu</b>	es for a Data Ra	te > 1.25 Gbps
-----------	-----------------	---------------	-------------------------	------------------	----------------

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.





# **DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications**

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

C1	C2, C2L, I2, I2L	C3, I3, I3L, I3YY	C4,I4	Unit
300-933	300-933	300-890	300-890	MHz

#### Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices <sup>(1), (2)</sup> (Part 1 of 2)

Speed Grade	Min	Max	Unit
C1	8	14	ps
C2, C2L, I2, I2L	8	14	ps
C3,I3, I3L, I3YY	8	15	ps

# **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

# Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

Symbol	C	1	C2, C2	C2, C2L, I2, I2L		C3, I3, I3L, I3YY		4,14	Unit	
	Min	Max	Min	Max	Min	Max	Min	Max		
Output Duty Cycle	45	55	45	55	45	55	45	55	%	

# Note to Table 44:

(1) The DCD numbers do not cover the core clock network.

# **Configuration Specification**

# **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

### Table 45. Fast and Standard POR Delay Specification (1)

POR Delay	Minimum	Maximum		
Fast	4 ms	12 ms		
Standard	100 ms	300 ms		

# Note to Table 45:

(1) You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

# **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

Symbol	Description	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period <sup>(2)</sup>	30	—	ns
t <sub>JCP</sub>	TCK clock period <sup>(2)</sup>	167	—	ns
t <sub>JCH</sub>	TCK clock high time <sup>(2)</sup>	14	—	ns
t <sub>JCL</sub>	TCK clock low time <sup>(2)</sup>	14	—	ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2	—	ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3	—	ns


Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×32	Disabled	Enabled	4
FFF X02	Enabled	Disabled	8
	Enabled	Enabled	8

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

# Figure 11. Single Device FPP Configuration Using an External Host



#### Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device.  $V_{CCPGM}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with  $V_{CCPGM}$ .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

Symbol	Parameter	Minimum	Maximum	Units
t <sub>CD2UM</sub>	CONF_DONE high to user mode $(3)$	175	437	μS
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	—
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>cd2cu</sub> + (8576 × clkusr period)	_	—

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)

#### Notes to Table 53:

(1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.


(2) t<sub>CF2CD</sub>, t<sub>CF2ST0</sub>, t<sub>CF2ST0</sub>, t<sub>CF6</sub>, t<sub>STATUS</sub>, and t<sub>CF2ST1</sub> timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.

(3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

# **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform <sup>(1)</sup>



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds <code>nSTATUS</code> low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

Symbol	Parameter	Minimum	Maximum	Units
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	—	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	—	μS
t <sub>status</sub>	nSTATUS low pulse width	268	1,506 <sup>(1)</sup>	μS
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	—	1,506 <sup>(2)</sup>	μS
t <sub>CF2CK</sub> <sup>(5)</sup>	nCONFIG high to first rising edge on DCLK	1,506	—	μS
t <sub>ST2CK</sub> <sup>(5)</sup>	nSTATUS high to first rising edge of DCLK	2	—	μS
t <sub>DSU</sub>	DATA [] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA [] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45\times1/f_{MAX}$	—	S
t <sub>CL</sub>	DCLK low time	$0.45\times1/f_{MAX}$	—	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	S
f <sub>MAX</sub>	DCLK frequency	—	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(3)</sup>	175	437	μS
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$\begin{array}{c} t_{\text{CD2CU}} + \\ (8576 \times \text{CLKUSR} \\ \text{period}) \ \ ^{(4)} \end{array}$	_	_

### Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

# Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

Table 55. Initialization Clock Source Option and the Maximu
---

Initialization Clock Source	Configuration Schemes	Maximum Frequency	Minimum Number of Clock Cycles <sup>(1)</sup>
Internal Oscillator	AS, PS, FPP	12.5 MHz	
CLKUSR	AS, PS, FPP <sup>(2)</sup>	125 MHz	8576
DCLK	PS, FPP	125 MHz	

# Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

# **Document Revision History**

Table 61 lists the revision history for this chapter.

 Table 61. Document Revision History (Part 1 of 3)

Date	Version	Changes	
June 2018	3.9	<ul> <li>Added the "Stratix V Device Overshoot Duration" figure.</li> </ul>	
		<ul> <li>Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.</li> </ul>	
		<ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "PS Timing Parameters for Stratix V Devices" table.</li> </ul>	
		<ul> <li>Changed the condition for 100-Ω R<sub>D</sub> in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table.</li> </ul>	
April 2017	3.8	<ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table</li> </ul>	
		<ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</li> </ul>	
		<ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</li> </ul>	
		<ul> <li>Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table.</li> </ul>	
June 2016	3.7	<ul> <li>Added the V<sub>ID</sub> minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table</li> </ul>	
Julie 2010		<ul> <li>Added the I<sub>OUT</sub> specification to the "Absolute Maximum Ratings for Stratix V Devices" table.</li> </ul>	
December 2015	3.6	Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.	
December 2015		<ul> <li>Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table.</li> </ul>	
December 2015	3.5	<ul> <li>Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table.</li> </ul>	
		• Changed the data rate specification for transceiver speed grade 3 in the following tables:	
		<ul> <li>"Transceiver Specifications for Stratix V GX and GS Devices"</li> </ul>	
		<ul> <li>"Stratix V Standard PCS Approximate Maximum Date Rate"</li> </ul>	
		<ul> <li>"Stratix V 10G PCS Approximate Maximum Data Rate"</li> </ul>	
July 2015	3.4	<ul> <li>Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table.</li> </ul>	
		<ul> <li>Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table.</li> </ul>	
		<ul> <li>Changed the t<sub>co</sub> maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table.</li> </ul>	
		<ul> <li>Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table.</li> </ul>	