



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	225400
Number of Logic Elements/Cells	597000
Total RAM Bits	53248000
Number of I/O	600
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1760-BBGA, FCBGA
Supplier Device Package	1760-FCBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5sgxeb6r3f43c3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 2 Electrical Characteristics

Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering (1), (2), (3) (Part 2 of 2)

Transceiver Speed	Core Speed Grade										
Grade	C1	C2, C2L	C3	C4	12, 12L	13, 13L	I3YY	14			
3 GX channel—8.5 Gbps	_	Yes	Yes	Yes	_	Yes	Yes ⁽⁴⁾	Yes			

Notes to Table 1:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.
- (3) C2L, I2L, and I3L speed grades are for low-power devices.
- (4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices.

Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering (1), (2)

Transacius Crad Crado	Core Speed Grade							
Transceiver Speed Grade	C1	C2	12	13				
2 GX channel—12.5 Gbps GT channel—28.05 Gbps	Yes	Yes	_	_				
3 GX channel—12.5 Gbps GT channel—25.78 Gbps	Yes	Yes	Yes	Yes				

Notes to Table 2:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 1 of 2)

Symbol	Description	Minimum	Maximum	Unit	
V _{CC}	Power supply for core voltage and periphery circuitry	-0.5	-0.5 1.35 -0.5 1.8 -0.5 3.9 -0.5 3.4 -0.5 3.9 -0.5 3.9		
V _{CCPT}	Power supply for programmable power technology	-0.5	1.8	V	
V _{CCPGM}	Power supply for configuration pins	-0.5	3.9	V	
V _{CC_AUX}	Auxiliary supply for the programmable power technology	-0.5	3.4	V	
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.9	V	
V _{CCPD}	I/O pre-driver power supply	-0.5	3.9	V	
V _{CCIO}	I/O power supply	-0.5	3.9	V	

Electrical Characteristics Page 3

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 2 of 2)

Symbol	Description	Minimum	Maximum	Unit
V _{CCD_FPLL}	PLL digital power supply	-0.5	1.8	V
V _{CCA_FPLL}	PLL analog power supply	-0.5	3.4	V
V _I	DC input voltage	-0.5	3.8	V
T _J	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (No bias)	-65	150	°C
I _{OUT}	DC output current per pin	-25	40	mA

Table 4 lists the absolute conditions for the transceiver power supply for Stratix V GX, GS, and GT devices.

Table 4. Transceiver Power Supply Absolute Conditions for Stratix V GX, GS, and GT Devices

Symbol	Description	Devices	Minimum	Maximum	Unit
V _{CCA_GXBL}	Transceiver channel PLL power supply (left side)	GX, GS, GT	-0.5	3.75	V
V _{CCA_GXBR}	Transceiver channel PLL power supply (right side)	GX, GS	-0.5	3.75	V
V _{CCA_GTBR}	Transceiver channel PLL power supply (right side)	GT	-0.5	3.75	V
V _{CCHIP_L}	Transceiver hard IP power supply (left side)	GX, GS, GT	-0.5	1.35	V
V _{CCHIP_R}	Transceiver hard IP power supply (right side)	GX, GS, GT	-0.5	1.35	V
V _{CCHSSI_L}	Transceiver PCS power supply (left side)	GX, GS, GT	-0.5	1.35	V
V _{CCHSSI_R}	Transceiver PCS power supply (right side)	GX, GS, GT	-0.5	1.35	V
V _{CCR_GXBL}	Receiver analog power supply (left side)	GX, GS, GT	-0.5	1.35	V
V _{CCR_GXBR}	Receiver analog power supply (right side)	GX, GS, GT	-0.5	1.35	V
V _{CCR_GTBR}	Receiver analog power supply for GT channels (right side)	GT	-0.5	1.35	V
V _{CCT_GXBL}	Transmitter analog power supply (left side)	GX, GS, GT	-0.5	1.35	V
V _{CCT_GXBR}	Transmitter analog power supply (right side)	GX, GS, GT	-0.5	1.35	V
V _{CCT_GTBR}	Transmitter analog power supply for GT channels (right side)	GT	-0.5	1.35	V
V _{CCL_GTBR}	Transmitter clock network power supply (right side)	GT	-0.5	1.35	V
V _{CCH_GXBL}	Transmitter output buffer power supply (left side)	GX, GS, GT	-0.5	1.8	V
V _{CCH_GXBR}	Transmitter output buffer power supply (right side)	GX, GS, GT	-0.5	1.8	V

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 5 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Electrical Characteristics Page 5

Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

Symbol	Description	Condition	Min ⁽⁴⁾	Тур	Max ⁽⁴⁾	Unit
	Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)	_	0.87	0.9	0.93	V
V _{CC}	Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) (3)	_	0.82	0.85	0.88	V
V _{CCPT}	Power supply for programmable power technology	_	1.45	1.50	1.55	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	_	2.375	2.5	2.625	V
V (1)	I/O pre-driver (3.0 V) power supply		2.85	3.0	3.15	V
VCCPD (1)	I/O pre-driver (2.5 V) power supply		2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply	_	2.85	3.0	3.15	٧
	I/O buffers (2.5 V) power supply	_	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	_	1.71	1.8	1.89	٧
V_{CCIO}	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply		1.283	1.35	1.45	V
VCCPT technology Auxiliary supply for power technology VCCPD (1) I/O pre-driver (3.0 V) p I/O buffers (3.0 V) p I/O buffers (2.5 V) p I/O buffers (1.8 V) p I/O buffers (1.5 V) p I/O buffers (1.25 V) I/O buffers	I/O buffers (1.25 V) power supply		1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply	_	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply		2.85	3.0	3.15	V
V_{CCPGM}	Configuration pins (2.5 V) power supply	_	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V _{CCA_FPLL}	PLL analog voltage regulator power supply		2.375	2.5	2.625	V
V _{CCD_FPLL}	PLL digital voltage regulator power supply		1.45	1.5	1.55	V
V _{CCBAT} (2)	Battery back-up power supply (For design security volatile key register)	_	1.2	_	3.0	V
V _I	DC input voltage	_	-0.5	_	3.6	V
V ₀	Output voltage	_	0	_	V _{CCIO}	V
т.	Operating junction temperature	Commercial	0	_	85	°C
T _J	Operating junction temperature	Industrial	-40	_	100	°C

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

				Calibratio	n Accuracy		
Symbol	Description	Conditions	C1	C2,I2	C3,I3, I3YY	C4,I4	Unit
50-Ω R _S	Internal series termination with calibration (50- Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	±15	±15	%
$34\text{-}\Omega$ and $40\text{-}\Omega$ R_S	Internal series termination with calibration (34- Ω and 40- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25, 1.2 V	±15	±15	±15	±15	%
48 - Ω , 60 - Ω , 80 - Ω , and 240 - Ω R _S	Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting)	V _{CCIO} = 1.2 V	±15	±15	±15	±15	%
50-Ω R _T	Internal parallel termination with calibration (50-Ω setting)	V _{CCIO} = 2.5, 1.8, 1.5, 1.2 V	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%
$\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$	Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25 V	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%
60- Ω and 120- Ω R _T	Internal parallel termination with calibration (60- Ω and 120- Ω setting)	V _{CCIO} = 1.2	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%
$\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S_left_shift} \end{array}$	Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	±15	±15	%

Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

			Resistance Tolerance					
Symbol	Description	Conditions	C 1	C2,I2	C3, I3, I3YY	C4, I4	Unit	
25-Ω R, 50-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CC10} = 3.0 and 2.5 V	±30	±30	±40	±40	%	
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CC10} = 1.8 and 1.5 V	±30	±30	±40	±40	%	
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.2 V	±35	±35	±50	±50	%	

⁽¹⁾ OCT calibration accuracy is valid at the time of calibration only.

Page 14 Electrical Characteristics

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)	
I/O Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}	V _{REF} – 0.04	V_{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}	0.49 * V _{CCIO}	0.5 * VCCIO	0.51 * V _{CCIO}
SSTL-135 Class I, II	1.283	1.35	1.418	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}
SSTL-125 Class I, II	1.19	1.25	1.26	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}	0.49 * V _{CCIO}	0.5 * VCCIO	0.51 * V _{CCIO}
SSTL-12 Class I, II	1.14	1.20	1.26	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}	0.49 * V _{CCIO}	0.5 * VCCIO	0.51 * V _{CCIO}
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCIO} /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCIO} /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 * V _{CCIO}	0.5 * V _{CCIO}	0.53 * V _{CCIO}	_	V _{CCIO} /2	_
HSUL-12	1.14	1.2	1.3	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}	_	_	_

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 1 of 2)

I/O Standard	V _{IL(DC)} (V)		V _{IH(D}	_{C)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	I (mA)	l _{oh}
i/U Stanuaru	Min	Max	Min	Max	Max	Min	Max	Min	I _{ol} (mA)	(mA)
SSTL-2 Class I	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.608	V _{TT} + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	V _{TT} – 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	0.28	V _{CCIO} - 0.28	13.4	-13.4
SSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	0.2 * V _{CCIO}	0.8 * V _{CCIO}	8	-8
SSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	0.2 * V _{CCIO}	0.8 * V _{CCIO}	16	-16
SSTL-135 Class I, II	_	V _{REF} – 0.09	V _{REF} + 0.09	_	V _{REF} – 0.16	V _{REF} + 0.16	0.2 * V _{CCIO}	0.8 * V _{CCIO}	_	_
SSTL-125 Class I, II	_	V _{REF} – 0.85	V _{REF} + 0.85	_	V _{REF} – 0.15	V _{REF} + 0.15	0.2 * V _{CCIO}	0.8 * V _{CCIO}	_	_
SSTL-12 Class I, II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.15	V _{REF} + 0.15	0.2 * V _{CCIO}	0.8 * V _{CCIO}	_	_

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 2 of 7)

Symbol/	Conditions	Trai	nsceive Grade	r Speed 1	Trai	nsceive Grade	r Speed 2	Trai	nsceive Grade	r Speed 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Spread-spectrum downspread	PCle	_	0 to -0.5	_	_	0 to -0.5	_	_	0 to -0.5	_	%
On-chip termination resistors (21)	_	_	100	_	_	100	_	_	100	_	Ω
Absolute V _{MAX} ⁽⁵⁾	Dedicated reference clock pin	_	_	1.6	_	_	1.6	_	_	1.6	V
	RX reference clock pin	_	_	1.2	_	_	1.2	_	_	1.2	
Absolute V _{MIN}	_	-0.4		_	-0.4	_		-0.4	_	1	V
Peak-to-peak differential input voltage	_	200	_	1600	200		1600	200	_	1600	mV
V _{ICM} (AC coupled) ⁽³⁾	Dedicated reference clock pin	1050/	1000/90	00/850 ⁽²⁾	1050/	1000/90	00/850 ⁽²⁾	1050/	1000/90	00/850 ⁽²⁾	mV
coupled) (9	RX reference clock pin	1.	.0/0.9/0	.85 ⁽⁴⁾	1.	0/0.9/0	.85 ⁽⁴⁾	1.0/0.9/0.85 (4)			V
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
	100 Hz	_	_	-70	_	_	-70	_	_	-70	dBc/Hz
Transmitter	1 kHz	_	_	-90	_	_	-90	_	_	-90	dBc/Hz
REFCLK Phase Noise	10 kHz		_	-100	_	_	-100	_	_	-100	dBc/Hz
(622 MHz) ⁽²⁰⁾	100 kHz	_	_	-110	_	_	-110	_	_	-110	dBc/Hz
	≥1 MHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
Transmitter REFCLK Phase Jitter (100 MHz) (17)	10 kHz to 1.5 MHz (PCle)	_	_	3	_	_	3	_	_	3	ps (rms)
R _{REF} (19)	_	_	1800 ±1%	_	_	1800 ±1%	_	_	180 0 ±1%	_	Ω
Transceiver Clock	<u> </u>			_			_			_	
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	_	100 or 125	_	MHz

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

Symbol/	Conditions	Tra	nsceive Grade	r Speed 1	Trai	nsceive Grade	r Speed 2	Trai	nsceive Grade	r Speed 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	DC Gain Setting = 0	_	0	_	_	0	_	_	0	_	dB
	DC Gain Setting = 1	_	2	_	_	2	_	_	2	_	dB
Programmable DC gain	DC Gain Setting = 2		4	_	_	4		_	4	_	dB
	DC Gain Setting = 3		6		_	6	_	_	6	_	dB
	DC Gain Setting = 4	_	8		_	8		_	8	_	dB
Transmitter											
Supported I/O Standards	_				-	1.4-V ar	nd 1.5-V PC	ML			
Data rate (Standard PCS)	_	600	_	12200	600		12200	600	_	8500/ 10312.5 (24)	Mbps
Data rate (10G PCS)	_	600	_	14100	600	_	12500	600	_	8500/ 10312.5 (24)	Mbps
	85-Ω setting	_	85 ± 20%	_	_	85 ± 20%	_	_	85 ± 20%	_	Ω
Differential on-	100-Ω setting		100 ± 20%	_	_	100 ± 20%		_	100 ± 20%	_	Ω
chip termination resistors	120-Ω setting	_	120 ± 20%	_	_	120 ± 20%	_	_	120 ± 20%	_	Ω
	150-Ω setting	_	150 ± 20%	_	_	150 ± 20%	_	_	150 ± 20%	_	Ω
V _{OCM} (AC coupled)	0.65-V setting	_	650	_	_	650	_	_	650	_	mV
V _{OCM} (DC coupled)	_	_	650	_	_	650	_	_	650	_	mV
Rise time (7)	20% to 80%	30	_	160	30	_	160	30		160	ps
Fall time ⁽⁷⁾	80% to 20%	30	_	160	30		160	30	_	160	ps
Intra-differential pair skew	Tx V _{CM} = 0.5 V and slew rate of 15 ps	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to- channel skew	x6 PMA bonded mode	_	_	120	_	_	120	_	_	120	ps

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

Symbol/	Conditions	Trai	nsceive Grade	r Speed e 1	Trar	sceive Grade	r Speed 2	Tran	sceive Grade	er Speed e 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Inter-transceiver block transmitter channel-to- channel skew	xN PMA bonded mode	ı	ı	500	_	ı	500	_	_	500	ps
CMU PLL											
Supported Data Range	_	600	_	12500	600	_	12500	600	_	8500/ 10312.5 (24)	Mbps
t _{pll_powerdown} (15)	_	1	_	_	1	_	_	1	_	_	μs
t _{pll_lock} (16)	_	_	_	10	_	_	10	_	_	10	μs
ATX PLL											
	VCO post-divider L=2	8000		14100	8000		12500	8000	_	8500/ 10312.5 (24)	Mbps
Currented Date	L=4	4000	_	7050	4000	_	6600	4000	_	6600	Mbps
Supported Data Rate Range	L=8	2000	_	3525	2000	_	3300	2000	_	3300	Mbps
S	L=8, Local/Central Clock Divider =2	1000	_	1762.5	1000	_	1762.5	1000	_	1762.5	Mbps
t _{pll_powerdown} (15)	_	1	_	_	1	_	_	1	_	_	μs
t _{pll_lock} (16)	_		_	10	_	_	10	_	_	10	μs
fPLL											
Supported Data Range	_	600	_	3250/ 3125 ⁽²⁵⁾	600	_	3250/ 3125 ⁽²⁵⁾	600	_	3250/ 3125 ⁽²⁵⁾	Mbps
t _{pll_powerdown} (15)	_	1	_		1	_		1			μs

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5) $^{(1)}$

Symbol/	Conditions	S	Transceive peed Grade			Transceive Deed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	1
	100 Hz	_	_	-70	_	_	-70	
Transmitter REFCLK	1 kHz	_	_	-90		_	-90	
Phase Noise (622	10 kHz	_	_	-100	_	_	-100	dBc/Hz
MHz) ⁽¹⁸⁾	100 kHz	_	_	-110	_	_	-110	
	≥1 MHz		_	-120	_		-120	1
Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁵⁾	10 kHz to 1.5 MHz (PCle)	_	_	3	_	_	3	ps (rms)
RREF (17)	_	_	1800 ± 1%	_	_	1800 ± 1%	_	Ω
Transceiver Clocks								
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	MHz
Reconfiguration clock (mgmt_clk_clk) frequency		100	_	125	100		125	MHz
Receiver								
Supported I/O Standards	_		1.4-V PCML	, 1.5-V PCML	_, 2.5-V PCI	ML, LVPEC	L, and LVDS	6
Data rate (Standard PCS) (21)	GX channels	600	_	8500	600	_	8500	Mbps
Data rate (10G PCS) (21)	GX channels	600	_	12,500	600	_	12,500	Mbps
Data rate	GT channels	19,600	_	28,050	19,600	_	25,780	Mbps
Absolute V _{MAX} for a receiver pin ⁽³⁾	GT channels	_	_	1.2		_	1.2	V
Absolute V _{MIN} for a receiver pin	GT channels	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak	GT channels		_	1.6	_		1.6	V
differential input voltage V _{ID} (diff p-p) before device configuration ⁽²⁰⁾	GX channels				(8)			
	GT channels							
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration (16), (20)	$V_{CCR_GTB} = 1.05 \text{ V} $ $(V_{ICM} = 0.65 \text{ V})$	_	_	2.2	_	_	2.2	V
oomiguration ', ' /	GX channels				(8)		•	•
Minimum differential	GT channels	200	_	_	200		_	mV
eye opening at receiver serial input pins ⁽⁴⁾ , ⁽²⁰⁾	GX channels				(8)			

Page 38 Switching Characteristics

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

		Performance		
Symbol	C1, C2, C2L, I2, and I2L	C3, I3, I3L, and I3YY	C4, I4	Unit
Global and Regional Clock	717	650	580	MHz
Periphery Clock	550	500	500	MHz

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100° C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)	5	_	800 (1)	MHz
f _{IN}	Input clock frequency (C3, I3, I3L, and I3YY speed grades)	5	_	800 (1)	MHz
	Input clock frequency (C4, I4 speed grades)	5	_	650 ⁽¹⁾	MHz
f _{INPFD}	Input frequency to the PFD	5	_	325	MHz
FINPFD	Fractional Input clock frequency to the PFD	50	_	160	MHz
	PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)	600	_	1600	MHz
f _{vco} ⁽⁹⁾	PLL VCO operating range (C3, I3, I3L, I3YY speed grades)	600	_	1600	MHz
	PLL VCO operating range (C4, I4 speed grades)	600	_	1300	MHz
EINDUTY	Input clock or external feedback clock input duty cycle	40	_	60	%
	Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)	_	_	717 (2)	MHz
Гоит	Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)	_	_	650 ⁽²⁾	MHz
	Output frequency for an internal global or regional clock (C4, I4 speed grades)	_	_	580 ⁽²⁾	MHz
	Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)	_	_	800 (2)	MHz
f _{OUT_EXT}	Output frequency for an external clock output (C3, I3, I3L speed grades)	_	_	667 (2)	MHz
	Output frequency for an external clock output (C4, I4 speed grades)	_	_	553 ⁽²⁾	MHz
t _{оитриту}	Duty cycle for a dedicated external clock output (when set to 50%)	45	50	55	%
FCOMP	External feedback clock compensation time	_	_	10	ns
DYCONFIGCLK	Dynamic Configuration Clock used for mgmt_clk and scanclk	_	_	100	MHz
Lock	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
DLOCK	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3		MHz
: CLBW	PLL closed-loop medium bandwidth		1.5		MHz
	PLL closed-loop high bandwidth (7)	_	4	_	MHz
PLL_PSERR	Accuracy of PLL phase shift		_	±50	ps
ARESET	Minimum pulse width on the areset signal	10	_	_	ns

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 4 of 4)

Cumbal	Conditions		C1		C2,	C2L, I	2, I2L	C3,	I3, I3I	., I3YY		C4,I	4	Unit
Symbol	Conuntions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Ullit
	SERDES factor J = 3 to 10	(6)	_	(8)	(6)		(8)	(6)		(8)	(6)	_	(8)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR Registers	(6)		(7)	(6)		(7)	(6)		(7)	(6)		(7)	Mbps
	SERDES factor J = 1, uses SDR Register	(6)	_	(7)	(6)	_	(7)	(6)	_	(7)	(6)	_	(7)	Mbps
DPA Mode														
DPA run length	_	_	_	1000 0	_		1000 0	_		1000 0	_	_	1000 0	UI
Soft CDR mode	•													
Soft-CDR PPM tolerance	_	_	_	300	_	_	300	_	_	300	_	_	300	± PPM
Non DPA Mode	,													
Sampling Window	_	_	_	300	_		300	_		300	_	_	300	ps

Notes to Table 36:

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Page 50 Switching Characteristics

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 2 of 2)

Speed Grade	Min	Max	Unit
C4,I4	8	16	ps

Notes to Table 40:

- (1) The typical value equals the average of the minimum and maximum values.
- (2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10 ps) ± 20 ps] = 725 ps ± 20 ps.

Table 41 lists the DQS phase shift error for Stratix V devices.

Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Stratix V Devices (1)

Number of DQS Delay Buffers	C1	C2, C2L, I2, I2L	C3, I3, I3L, I3YY	C4,I4	Unit
1	28	28	30	32	ps
2	56	56	60	64	ps
3	84	84	90	96	ps
4	112	112	120	128	ps

Notes to Table 41:

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 1 of 2) (2), (3)

Clock Network	Parameter	Symbol	C1		C2, C2L, I2, I2L		C3, I3, I3L, I3YY		C4,I4		Unit
NEIWUIK			Min	Max	Min	Max	Min	Max	Min	Max	
	Clock period jitter	t _{JIT(per)}	-50	50	-50	50	-55	55	-55	55	ps
Regional	Cycle-to-cycle period jitter	t _{JIT(cc)}	-100	100	-100	100	-110	110	-110	110	ps
	Duty cycle jitter	$t_{JIT(duty)}$	-50	50	-50	50	-82.5	82.5	-82.5	82.5	ps
	Clock period jitter	t _{JIT(per)}	-75	75	- 75	75	-82.5	82.5	-82.5	82.5	ps
Global	Cycle-to-cycle period jitter	t _{JIT(cc)}	-150	150	-150	150	-165	165	-165	165	ps
	Duty cycle jitter	t _{JIT(duty)}	- 75	75	-75	75	-90	90	-90	90	ps

⁽¹⁾ This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a −2 speed grade is ±78 ps or ±39 ps.

Page 54 Configuration Specification

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

Family	Device	Package	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits) (4), (5)
Stratix V E (1)	5SEE9	_	342,742,976	700,888
Stratix V L 17	5SEEB	_	342,742,976	700,888

Notes to Table 47:

- (1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.
- (2) 36-transceiver devices.
- (3) 24-transceiver devices.
- (4) File size for the periphery image.
- (5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help*.

Table 48 lists the minimum configuration time estimates for Stratix V devices.

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

	Banker		Active Serial (1))	Fas	t Passive Parall	el ⁽²⁾
Variant	Member Code	Width	DCLK (MHz)	Min Config Time (s)	Width	DCLK (MHz)	Min Config Time (s)
	A3	4	100	0.534	32	100	0.067
	AS	4	100	0.344	32	100	0.043
	A4	4	100	0.534	32	100	0.067
	A5	4	100	0.675	32	100	0.084
	A7	4	100	0.675	32	100	0.084
GX	A9	4	100	0.857	32	100	0.107
	AB	4	100	0.857	32	100	0.107
	B5	4	100	0.676	32	100	0.085
	B6	4	100	0.676	32	100	0.085
	В9	4	100	0.857	32	100	0.107
	BB	4	100	0.857	32	100	0.107
GT	C5	4	100	0.675	32	100	0.084
G1	C7	4	100	0.675	32	100	0.084

Configuration Specification Page 55

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

	Mombor		Active Serial (1))	Fast Passive Parallel (2)				
Variant	Member Code	Width	DCLK (MHz)	Min Config Time (s)	Width	DCLK (MHz)	Min Config Time (s)		
	D3	4	100	0.344	32	100	0.043		
	D4	4	100	0.534	32	100	0.067		
GS	D4	4	100	0.344	32	100	0.043		
us 	D5	4	100	0.534	32	100	0.067		
	D6	4	100	0.741	32	100	0.093		
	D8	4	100	0.741	32	100	0.093		
E	E9	4	100	0.857	32	100	0.107		
	EB	4	100	0.857	32	100	0.107		

Notes to Table 48:

Fast Passive Parallel Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[] ratio for each combination.

Table 49. DCLK-to-DATA[] Ratio (1) (Part 1 of 2)

Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio	
	Disabled	Disabled	1	
FPP ×8	Disabled	Enabled	1	
IFF X0	Enabled	Disabled	2	
	Enabled	Enabled	2	
	Disabled	Disabled	1	
FPP ×16	Disabled	Enabled	2	
	Enabled	Disabled	4	
	Enabled	Enabled	4	

⁽¹⁾ DCLK frequency of 100 MHz using external CLKUSR.


⁽²⁾ Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Configuration Specification Page 57

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1), (2)



Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA[] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the <code>INIT_DONE</code> pin is configured into the device, the <code>INIT_DONE</code> goes low.

Glossary Page 65

Table 58. IOE Programmable Delay for Stratix V Devices (Part 2 of 2)

Parameter Ava	Available	Available Min Offset (2)	Fast Model		Slow Model							
(1)	Settings		Industrial	Commercial	C1	C2	C3	C4	12	13, 13YY	14	Unit
D3	8	0	1.587	1.699	2.793	2.793	2.992	3.192	2.811	3.047	3.257	ns
D4	64	0	0.464	0.492	0.838	0.838	0.924	1.011	0.843	0.920	1.006	ns
D5	64	0	0.464	0.493	0.838	0.838	0.924	1.011	0.844	0.921	1.006	ns
D6	32	0	0.229	0.244	0.415	0.415	0.458	0.503	0.418	0.456	0.499	ns

Notes to Table 58:

- (1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.
- (2) Minimum offset does not include the intrinsic delay.

Programmable Output Buffer Delay

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

Table 59. Programmable Output Buffer Delay for Stratix V Devices (1)

Symbol	Parameter	Typical	Unit
		0 (default)	ps
D	Rising and/or falling edge delay	25	ps
D _{OUTBUF}		50	ps
		75	ps

Note to Table 59:

Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

Letter	Subject	Definitions		
Α				
В	_	_		
С				
D	_	_		
E				
	f _{HSCLK}	Left and right PLL input clock frequency.		
F	f _{HSDR}	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA.		
	f _{HSDRDPA}	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA.		

⁽¹⁾ You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

Letter	Subject	Definitions					
	SW (sampling window)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window (SW) 0.5 x TCCS					
S	Single-ended voltage referenced I/O standard	The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: Single-Ended Voltage Referenced I/O Standard VIHACO VIHACO VILLOCO V					
	t _C	High-speed receiver and transmitter input and output clock period.					
	TCCS (channel- to-channel-skew)	The timing difference between the fastest and slowest output edges, including $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table).					
		High-speed I/O block—Duty cycle on the high-speed transmitter output clock.					
Т	t _{DUTY}	Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. $(TUI = 1/(receiver input clock frequency multiplication factor) = t_C/w)$					
	t _{FALL}	Signal high-to-low transition time (80-20%)					
	t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input. Period jitter on the general purpose I/O driven by a PLL.					
	t _{OUTPJ_IO}						
	t _{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL.					
	t _{RISE}	Signal low-to-high transition time (20-80%)					
U	_	_					

Page 68 Glossary

Table 60. Glossary (Part 4 of 4)

Letter	Subject	Definitions		
	V _{CM(DC)}	DC common mode input voltage.		
	V _{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.		
	V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.		
	V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.		
	V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.		
	V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.		
	V _{IH(AC)}	High-level AC input voltage		
	V _{IH(DC)}	High-level DC input voltage		
V	V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.		
	V _{IL(AC)}	Low-level AC input voltage		
	V _{IL(DC)}	Low-level DC input voltage		
	V _{OCM}	Output common mode voltage—The common mode of the differential signal at the transmitter.		
	V _{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.		
	V _{SWING}	Differential input voltage		
	V _X	Input differential cross point voltage		
	V _{OX}	Output differential cross point voltage		
W	W	High-speed I/O block—clock boost factor		
Χ				
Υ		_		
Z				

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

Date	Version	Changes
		■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60
May 2013	2.7	■ Added Table 24, Table 48
		■ Updated Figure 9, Figure 10, Figure 11, Figure 12
February 2013	2.6	■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46
,		■ Updated "Maximum Allowed Overshoot and Undershoot Voltage"
		■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35
		■ Added Table 33
		■ Added "Fast Passive Parallel Configuration Timing"
D	0.5	■ Added "Active Serial Configuration Timing"
December 2012	2.5	■ Added "Passive Serial Configuration Timing"
		■ Added "Remote System Upgrades"
		■ Added "User Watchdog Internal Circuitry Timing Specification"
		■ Added "Initialization"
		■ Added "Raw Binary File Size"
	2.4	■ Added Figure 1, Figure 2, and Figure 3.
June 2012		■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.
		Various edits throughout to fix bugs.
		■ Changed title of document to Stratix V Device Datasheet.
		■ Removed document from the Stratix V handbook and made it a separate document.
February 2012	2.3	■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.
December 2011	2.2	■ Added Table 2–31.
December 2011		■ Updated Table 2–28 and Table 2–34.
Navarahar 0044	2.1	■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.
November 2011		■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.
		■ Various edits throughout to fix SPRs.
		■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.
May 2011	2.0	■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.
		■ Chapter moved to Volume 1.
		■ Minor text edits.
	1.1	■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.
December 2010		Converted chapter to the new template.
		■ Minor text edits.
July 2010	1.0	Initial release.