



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 225400   |
| Number of Logic Elements/Cells | 597000   |
| Total RAM Bits                 | 53248000   |
| Number of I/O                  | 600  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 1760-BBGA, FCBGA   |
| Supplier Device Package        | 1760-FCBGA (42.5x42.5)                                     |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxeb6r3f43c4n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Page 4 Electrical Characteristics

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions** 

| Symbol  | Description      | Condition (V) | Overshoot Duration as %<br>@ T <sub>J</sub> = 100°C | Unit |
|---------|------------------|---------------|---|------|
|         |                  | 3.8           | 100   | %    |
|         |                  | 3.85          | 64  | %    |
|         |                  | 3.9           | 36  | %    |
|         |                  | 3.95          | 21  | %    |
| Vi (AC) | AC input voltage | 4             | 12  | %    |
|         |                  | 4.05          | 7   | %    |
|         |                  | 4.1           | 4   | %    |
|         |                  | 4.15          | 2   | %    |
|         |                  | 4.2           | 1   | %    |

Figure 1. Stratix V Device Overshoot Duration



Electrical Characteristics Page 5

## **Recommended Operating Conditions**

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol                           | Description  | Condition  | Min <sup>(4)</sup> | Тур  | Max <sup>(4)</sup> | Unit |
|----------------------------------|--|------------|--------------------|------|--------------------|------|
|                                  | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                  | _          | 0.87               | 0.9  | 0.93               | V    |
| V <sub>CC</sub>                  | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) (3) | _          | 0.82               | 0.85 | 0.88               | V    |
| V <sub>CCPT</sub>                | Power supply for programmable power technology   | _          | 1.45               | 1.50 | 1.55               | V    |
| V <sub>CC_AUX</sub>              | Auxiliary supply for the programmable power technology   | _          | 2.375              | 2.5  | 2.625              | V    |
| V (1)                            | I/O pre-driver (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| V <sub>CCPD</sub> <sup>(1)</sup> | I/O pre-driver (2.5 V) power supply  |            | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (3.0 V) power supply   | _          | 2.85               | 3.0  | 3.15               | ٧    |
|                                  | I/O buffers (2.5 V) power supply   | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (1.8 V) power supply   | _          | 1.71               | 1.8  | 1.89               | ٧    |
| $V_{CCIO}$                       | I/O buffers (1.5 V) power supply   | _          | 1.425              | 1.5  | 1.575              | V    |
|                                  | I/O buffers (1.35 V) power supply  |            | 1.283              | 1.35 | 1.45               | V    |
|                                  | I/O buffers (1.25 V) power supply  |            | 1.19               | 1.25 | 1.31               | V    |
|                                  | I/O buffers (1.2 V) power supply   | _          | 1.14               | 1.2  | 1.26               | V    |
|                                  | Configuration pins (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| $V_{CCPGM}$                      | Configuration pins (2.5 V) power supply  | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | Configuration pins (1.8 V) power supply  | _          | 1.71               | 1.8  | 1.89               | V    |
| V <sub>CCA_FPLL</sub>            | PLL analog voltage regulator power supply  |            | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCD_FPLL</sub>            | PLL digital voltage regulator power supply   |            | 1.45               | 1.5  | 1.55               | V    |
| V <sub>CCBAT</sub> (2)           | Battery back-up power supply (For design security volatile key register)                               | _          | 1.2                | _    | 3.0                | V    |
| V <sub>I</sub>                   | DC input voltage   | _          | -0.5               | _    | 3.6                | V    |
| V <sub>0</sub>                   | Output voltage   | _          | 0                  | _    | V <sub>CCIO</sub>  | V    |
| т.                               | Operating junction temperature   | Commercial | 0                  | _    | 85                 | °C   |
| T <sub>J</sub>                   | Operating junction temperature   | Industrial | -40                | _    | 100                | °C   |

Electrical Characteristics Page 7

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

| Symbol                | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | neceiver analog power supply (right side)                    | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBL</sub> | Transmitter analog newer cupply (left side)                  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Transmitter analog power supply (left side)                  | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | V    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBR</sub> | Transmitter analog power supply (right side)                 | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Transmitter analog power supply (right side)                 | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | V    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCL_GTBR</sub> | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

#### Notes to Table 7:

<sup>(1)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

<sup>(2)</sup> Refer to Table 8 to select the correct power supply level for your design.

<sup>(3)</sup> When using ATX PLLs, the supply must be 3.0 V.

<sup>(4)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Page 8 Electrical Characteristics

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

| Conditions   | Core Speed Grade                  | VCCR_GXB & VCCT_GXB (2) | VCCA_GXB | VCCH_GXB | Unit |
|--|-----------------------------------|-------------------------|----------|----------|------|
| If BOTH of the following conditions are true:                      |                                   |                         |          |          |      |
| ■ Data rate > 10.3 Gbps.   | All                               | 1.05                    |          |          |      |
| ■ DFE is used.   |                                   |                         |          |          |      |
| If ANY of the following conditions are true <sup>(1)</sup> :       |                                   |                         | 3.0      |          |      |
| ATX PLL is used.   |                                   |                         |          |          |      |
| ■ Data rate > 6.5Gbps.   | All                               | 1.0                     |          |          |      |
| ■ DFE (data rate ≤<br>10.3 Gbps), AEQ, or<br>EyeQ feature is used. |                                   |                         |          | 1.5      | V    |
| If ALL of the following  | C1, C2, I2, and I3YY              | 0.90                    | 2.5      |          |      |
| conditions are true:  ATX PLL is not used.                         |                                   |                         |          |          |      |
| ■ Data rate ≤ 6.5Gbps.   | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85                    | 2.5      |          |      |
| DFE, AEQ, and EyeQ are<br>not used.                                |                                   |                         |          |          |      |

### Notes to Table 8:

- (1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.
- (2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

### **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Electrical Characteristics Page 9

## I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

Table 9. I/O Pin Leakage Current for Stratix V Devices (1)

| Symbol          | Description        | Conditions                                 | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I               | Input pin          | $V_I = 0 V to V_{CCIOMAX}$                 | -30 | _   | 30  | μΑ   |
| I <sub>OZ</sub> | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 | _   | 30  | μΑ   |

#### Note to Table 9:

(1) If  $V_0 = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu A$  of leakage current per I/O is expected.

### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|                               |                   |  |       |      |       |      | V     | CIO  |       |      |       |      |      |
|-------------------------------|-------------------|--|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter                     | Symbol            | Conditions                                     | 1.2 V |      | 1.5 V |      | 1.8 V |      | 2.5 V |      | 3.0 V |      | Unit |
|                               |                   |  | Min   | Max  |      |
| Low<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5  | _    | 25.0  | _    | 30.0  | _    | 50.0  | _    | 70.0  | _    | μА   |
| High<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | -22.5 | _    | -25.0 | _    | -30.0 | _    | -50.0 | —    | -70.0 |      | μА   |
| Low<br>overdrive<br>current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | 120  | _     | 160  | _     | 200  | _     | 300  | _     | 500  | μА   |
| High<br>overdrive<br>current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | -120 | _     | -160 | _     | -200 | _     | -300 | _     | -500 | μА   |
| Bus-hold<br>trip point        | V <sub>TRIP</sub> | _  | 0.45  | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

## **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 1 of 2)

|                     |   |  |            | Calibratio | n Accuracy     |       |      |
|---------------------|---|--|------------|------------|----------------|-------|------|
| Symbol              | Description   | Conditions                                       | <b>C</b> 1 | C2,I2      | C3,I3,<br>I3YY | C4,I4 | Unit |
| 25-Ω R <sub>S</sub> | Internal series termination with calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15   | %    |

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> – 0.15    | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                              | V <sub>X(AC)</sub> (V) |                              | V <sub>SWING(</sub>                        | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--|---|
| I/O Standard            | Min   | Тур                   | Max   | Min               | Max                     | Min                          | Тур                    | Max                          | Min  | Max   |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5  | V <sub>CCIO</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _   |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30  |

### Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    |       | V <sub>CCIO</sub> (V) V <sub>DIF(DC)</sub> (V |       |     | <sub>DC)</sub> (V) | V <sub>X(AC)</sub> (V) |     |      |      | V <sub>CM(DC)</sub> (V | V <sub>DIF(AC)</sub> (V) |     |     |
|------------------------|-------|---|-------|-----|--------------------|------------------------|-----|------|------|------------------------|--------------------------|-----|-----|
| Standard               | Min   | Тур   | Max   | Min | Max                | Min                    | Тур | Max  | Min  | Тур                    | Max                      | Min | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8   | 1.89  | 0.2 | _                  | 0.78                   | _   | 1.12 | 0.78 | _                      | 1.12                     | 0.4 | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5   | 1.575 | 0.2 |                    | 0.68                   | _   | 0.9  | 0.68 |                        | 0.9                      | 0.4 | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Page 18 Switching Characteristics

## **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/  | Conditions  | Trai  | nsceive<br>Grade | r Speed<br>1 | Trar     | sceive<br>Grade | r Speed<br>2      | Tran      | sceive<br>Grade | r Speed<br>3 | Unit    |
|--|---|-------|------------------|--------------|----------|-----------------|-------------------|-----------|-----------------|--------------|---------|
| Description  |   | Min   | Тур              | Max          | Min      | Тур             | Max               | Min       | Тур             | Max          |         |
| Reference Clock  |   |       |                  |              |          |                 |                   |           |                 |              |         |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V | PCML,            | 1.4-V PCM    | L, 1.5-V |                 | 2.5-V PCM<br>HCSL | IL, Diffe | rential         | LVPECL, L\   | DS, and |
| Sidiludius   | RX reference clock pin  |       |                  | 1.4-V PCMI   | _, 1.5-V | PCML,           | 2.5-V PCM         | L, LVPE   | CL, and         | d LVDS       |         |
| Input Reference<br>Clock Frequency<br>(CMU PLL) (8)            | _   | 40    | —                | 710          | 40       |                 | 710               | 40        | _               | 710          | MHz     |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100   |                  | 710          | 100      |                 | 710               | 100       | _               | 710          | MHz     |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _                | 400          | _        |                 | 400               | _         | _               | 400          | ne      |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | —     | —                | 400          | _        | _               | 400               | _         | _               | 400          | ps      |
| Duty cycle   | _   | 45    | _                | 55           | 45       | _               | 55                | 45        | _               | 55           | %       |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe®)   | 30    | _                | 33           | 30       |                 | 33                | 30        | _               | 33           | kHz     |

Switching Characteristics Page 21

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 4 of 7)

| Symbol/   | Conditions   | Tra | nsceive<br>Grade | r Speed<br>1 | Trai | nsceive<br>Grade |     | Trai | nsceive<br>Grade | r Speed<br>3 | Unit |
|---|--|-----|------------------|--------------|------|------------------|-----|------|------------------|--------------|------|
| Description   |  | Min | Тур              | Max          | Min  | Тур              | Max | Min  | Тур              | Max          |      |
|   | 85– $\Omega$ setting   | _   | 85 ±<br>30%      | _            | _    | 85 ± 30%         | _   | _    | 85 ±<br>30%      | _            | Ω    |
| Differential on-<br>chip termination<br>resistors <sup>(21)</sup> | 100–Ω<br>setting   | _   | 100<br>±<br>30%  | _            | _    | 100<br>±<br>30%  | _   | _    | 100<br>±<br>30%  | _            | Ω    |
|   | 120–Ω<br>setting   | _   | 120<br>±<br>30%  |              | _    | 120<br>±<br>30%  |     | _    | 120<br>±<br>30%  | _            | Ω    |
|   | 150-Ω<br>setting   | _   | 150<br>±<br>30%  | _            | _    | 150<br>±<br>30%  | _   | _    | 150<br>±<br>30%  | _            | Ω    |
| V <sub>ICM</sub><br>(AC and DC                                    | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth  | _   | 600              | _            | _    | 600              | _   | _    | 600              | _            | mV   |
|   | $\begin{array}{c} V_{CCR\_GXB} = \\ 0.85 \text{ V or } 0.9 \\ \text{V} \\ \text{half} \\ \text{bandwidth} \end{array}$ | _   | 600              | _            | _    | 600              | _   | _    | 600              | _            | mV   |
| coupled)  | V <sub>CCR_GXB</sub> = 1.0 V/1.05 V full bandwidth   | _   | 700              | _            | _    | 700              | _   | _    | 700              | _            | mV   |
|   | V <sub>CCR_GXB</sub> = 1.0 V half bandwidth  | _   | 750              | _            | _    | 750              | _   | _    | 750              | _            | mV   |
| t <sub>LTR</sub> (11)   | _  | _   | _                | 10           | _    | _                | 10  | _    | _                | 10           | μs   |
| t <sub>LTD</sub> (12)   | _  | 4   | _                |              | 4    |                  |     | 4    |                  | _            | μs   |
| t <sub>LTD_manual</sub> (13)                                      | _  | 4   | _                |              | 4    | _                |     | 4    | _                |              | μs   |
| t <sub>LTR_LTD_manual</sub> (14)                                  | _  | 15  | _                | _            | 15   |                  | _   | 15   |                  | _            | μs   |
| Run Length  | _  |     | _                | 200          |      | _                | 200 | _    |                  | 200          | UI   |
| Programmable<br>equalization<br>(AC Gain) <sup>(10)</sup>         | Full<br>bandwidth<br>(6.25 GHz)<br>Half<br>bandwidth<br>(3.125 GHz)  | _   | _                | 16           | _    | _                | 16  | _    | _                | 16           | dB   |

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

| Symbol/   | Conditions  | Tra | nsceive<br>Grade | r Speed<br>1 | Trai | nsceive<br>Grade | r Speed<br>2 | Trai | sceive<br>Grade | r Speed<br>e 3           | Unit |
|---|---|-----|------------------|--------------|------|------------------|--------------|------|-----------------|--------------------------|------|
| Description   |   | Min | Тур              | Max          | Min  | Тур              | Max          | Min  | Тур             | Max                      |      |
|   | DC Gain<br>Setting = 0                            |     | 0                | _            | _    | 0                |              | _    | 0               | _                        | dB   |
|   | DC Gain<br>Setting = 1                            |     | 2                | _            | _    | 2                |              | _    | 2               | _                        | dB   |
| Programmable<br>DC gain   | DC Gain<br>Setting = 2                            |     | 4                | _            |      | 4                | _            | _    | 4               | _                        | dB   |
|   | DC Gain<br>Setting = 3                            | _   | 6                | _            | _    | 6                | _            | _    | 6               | _                        | dB   |
|   | DC Gain<br>Setting = 4                            | _   | 8                | _            | _    | 8                | _            | _    | 8               | _                        | dB   |
| Transmitter   |   |     |                  |              |      |                  |              |      |                 |                          |      |
| Supported I/O<br>Standards  | _   |     |                  |              | -    | 1.4-V an         | ıd 1.5-V PC  | ML   |                 |                          |      |
| Data rate<br>(Standard PCS)   | _   | 600 | _                | 12200        | 600  | _                | 12200        | 600  | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS)  | _   | 600 | _                | 14100        | 600  | _                | 12500        | 600  | _               | 8500/<br>10312.5<br>(24) | Mbps |
|   | 85- $\Omega$ setting                              |     | 85 ±<br>20%      | _            | _    | 85 ± 20%         | _            | _    | 85 ± 20%        | _                        | Ω    |
| Differential on-  | 100-Ω<br>setting                                  |     | 100<br>±<br>20%  | _            | _    | 100<br>±<br>20%  | _            | _    | 100<br>±<br>20% | _                        | Ω    |
| chip termination resistors  | 120-Ω<br>setting                                  | _   | 120<br>±<br>20%  | _            | _    | 120<br>±<br>20%  | _            | _    | 120<br>±<br>20% | _                        | Ω    |
|   | 150-Ω<br>setting                                  |     | 150<br>±<br>20%  | _            | _    | 150<br>±<br>20%  | _            | _    | 150<br>±<br>20% | _                        | Ω    |
| V <sub>OCM</sub> (AC coupled)   | 0.65-V<br>setting                                 | _   | 650              | _            | _    | 650              | _            | _    | 650             | _                        | mV   |
| V <sub>OCM</sub> (DC<br>coupled)                                      | _   |     | 650              | _            | _    | 650              | _            | _    | 650             | _                        | mV   |
| Rise time (7)   | 20% to 80%  | 30  | _                | 160          | 30   | _                | 160          | 30   | _               | 160                      | ps   |
| Fall time <sup>(7)</sup>  | 80% to 20%  | 30  | _                | 160          | 30   | _                | 160          | 30   |                 | 160                      | ps   |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> = 0.5 V and slew rate of 15 ps | _   | _                | 15           | _    | _                | 15           | _    | _               | 15                       | ps   |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                             | _   | _                | 120          | _    | _                | 120          | _    | _               | 120                      | ps   |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/<br>Description     | Conditions | Trai | nsceive<br>Grade | r Speed<br>1 | Trar | sceive<br>Grade | r Speed<br>2 | Tran | sceive<br>Grade | r Speed<br>3 | Unit |
|----------------------------|------------|------|------------------|--------------|------|-----------------|--------------|------|-----------------|--------------|------|
|                            |            | Min  | Тур              | Max          | Min  | Тур             | Max          | Min  | Тур             | Max          |      |
| t <sub>pll_lock</sub> (16) | _          | _    | _                | 10           | _    | _               | 10           | _    | _               | 10           | μs   |

#### Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the  $V_{CCR\_GXB}$  power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>I TD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll\ powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>nll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (19) For ES devices,  $R_{REF}$  is 2000  $\Omega$  ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Switching Characteristics Page 31

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)  $^{(1)}$ 

| Symbol/<br>Description   | Conditions  | S  | Transceive<br>peed Grade |        |        | Transceive<br>Deed Grade |        | Unit     |
|--|---|--|--------------------------|--------|--------|--------------------------|--------|----------|
| Description  |   | Min  | Тур                      | Max    | Min    | Тур                      | Max    | 1        |
|  | 100 Hz  | _  | _                        | -70    | _      | _                        | -70    |          |
| Transmitter REFCLK   | 1 kHz   | _  | _                        | -90    |        | _                        | -90    |          |
| Phase Noise (622   | 10 kHz  | _  | _                        | -100   | _      | _                        | -100   | dBc/Hz   |
| MHz) <sup>(18)</sup>   | 100 kHz   | _  | _                        | -110   | _      | _                        | -110   |          |
|  | ≥1 MHz  |  | _                        | -120   | _      |                          | -120   | 1        |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>  | 10 kHz to<br>1.5 MHz<br>(PCle)                                | _  | _                        | 3      | _      | _                        | 3      | ps (rms) |
| RREF (17)  | _   | _  | 1800<br>± 1%             | _      | _      | 1800<br>± 1%             | _      | Ω        |
| Transceiver Clocks   |   |  |                          |        |        |                          |        |          |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                                    | _  | 100 or<br>125            | _      | _      | 100 or<br>125            | _      | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency   |   | 100  | _                        | 125    | 100    |                          | 125    | MHz      |
| Receiver   |   |  |                          |        |        |                          |        |          |
| Supported I/O<br>Standards   | _   | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |                          |        |        |                          |        |          |
| Data rate<br>(Standard PCS) (21)   | GX channels   | 600  | _                        | 8500   | 600    | _                        | 8500   | Mbps     |
| Data rate<br>(10G PCS) (21)  | GX channels   | 600  | _                        | 12,500 | 600    | _                        | 12,500 | Mbps     |
| Data rate  | GT channels   | 19,600   | _                        | 28,050 | 19,600 | _                        | 25,780 | Mbps     |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>  | GT channels   | _  | _                        | 1.2    | _      | _                        | 1.2    | V        |
| Absolute V <sub>MIN</sub> for a receiver pin   | GT channels   | -0.4   | _                        | _      | -0.4   | _                        | _      | V        |
| Maximum peak-to-peak   | GT channels   |  | _                        | 1.6    | _      |                          | 1.6    | V        |
| differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>       | GX channels   |  |                          |        | (8)    |                          |        |          |
|  | GT channels   |  |                          |        |        |                          |        |          |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration (16), (20) | $V_{CCR\_GTB} = 1.05 \text{ V} $ $(V_{ICM} = 0.65 \text{ V})$ | _  | _                        | 2.2    | _      | _                        | 2.2    | V        |
| oomiguration ', ' /  | GX channels   |  |                          |        | (8)    |                          | •      | •        |
| Minimum differential   | GT channels   | 200  | _                        | _      | 200    |                          | _      | mV       |
| eye opening at receiver serial input pins <sup>(4)</sup> , <sup>(20)</sup>                                       | GX channels   |  |                          |        | (8)    |                          |        |          |

Switching Characteristics Page 35

Table 29 shows the  $\ensuremath{V_{\text{OD}}}$  settings for the GT channel.

Table 29. Typical  $\text{V}_{\text{0D}}$  Setting for GT Channel, TX Termination = 100  $\Omega$ 

| Symbol  | V <sub>op</sub> Setting | V <sub>op</sub> Value (mV) |
|---|-------------------------|----------------------------|
|   | 0                       | 0                          |
|   | 1                       | 200                        |
| <b>V</b> <sub>op</sub> differential peak to peak typical <sup>(1)</sup> | 2                       | 400                        |
| 400 miletelitial hear to hear thical (1)                                | 3                       | 600                        |
|   | 4                       | 800                        |
|   | 5                       | 1000                       |

### Note:

(1) Refer to Figure 4.

Page 36 Switching Characteristics

Figure 4 shows the differential transmitter output waveform.

Figure 4. Differential Transmitter/Receiver Output/Input Waveform




Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Switching Characteristics Page 37

Figure 6 shows the Stratix V DC gain curves for GT channels.

## Figure 6. DC Gain Curves for GT Channels

## **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Page 48 Switching Characteristics

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard           | Training Pattern    | Number of Data<br>Transitions in One<br>Repetition of the<br>Training Pattern | Number of<br>Repetitions per 256<br>Data Transitions <sup>(4)</sup> | Maximum              |
|--------------------|---------------------|---|---|----------------------|
| SPI-4              | 0000000001111111111 | 2   | 128   | 640 data transitions |
| Parallel Rapid I/O | 00001111            | 2   | 128   | 640 data transitions |
| Faranei napiu 1/0  | 10010000            | 4   | 64  | 640 data transitions |
| Miscellaneous      | 10101010            | 8   | 32  | 640 data transitions |
| IVIISCEIIAIIEOUS   | 01010101            | 8   | 32  | 640 data transitions |

#### Notes to Table 37:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps.

Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $\geq$  1.25 Gbps

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

Configuration Specification Page 53

| Table 46. | JTAG Timino | Parameters ar | nd Values | for Stratix V Devices |
|-----------|-------------|---------------|-----------|-----------------------|
|-----------|-------------|---------------|-----------|-----------------------|

| Symbol            | Description                              | Min | Max               | Unit |
|-------------------|--|-----|-------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                 | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | _   | 11 <sup>(1)</sup> | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | _   | 14 <sup>(1)</sup> | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | _   | 14 <sup>(1)</sup> | ns   |

#### Notes to Table 46:

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

## **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |  |
|--------------|--------|------------------------------|--------------------------------|---------------------------------|--|
|              | ECCVAO | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                         |  |
|              | 5SGXA3 | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                         |  |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                         |  |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                         |  |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                         |  |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                         |  |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                         |  |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                         |  |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                         |  |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                         |  |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                         |  |
| Chrotin V CT | 5SGTC5 | _                            | 269,979,008                    | 562,392                         |  |
| Stratix V GT | 5SGTC7 | _                            | 269,979,008                    | 562,392                         |  |
|              | 5SGSD3 | _                            | 137,598,880                    | 564,504                         |  |
|              | FCCCD4 | F1517                        | 213,798,880                    | 563,672                         |  |
| Ctrativ V CC | 5SGSD4 | _                            | 137,598,880                    | 564,504                         |  |
| Stratix V GS | 5SGSD5 | _                            | 213,798,880                    | 563,672                         |  |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                         |  |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                         |  |

Page 54 Configuration Specification

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family          | Device | Device Package Configuration .rbf Size (bits) |             | IOCSR .rbf Size (bits) (4), (5) |
|-----------------|--------|---|-------------|---------------------------------|
| Stratix V E (1) | 5SEE9  | _   | 342,742,976 | 700,888                         |
| Stratix V L 17  | 5SEEB  | _   | 342,742,976 | 700,888                         |

#### Notes to Table 47:

- (1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.
- (2) 36-transceiver devices.
- (3) 24-transceiver devices.
- (4) File size for the periphery image.
- (5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help*.

Table 48 lists the minimum configuration time estimates for Stratix V devices.

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

|         | Member |       | Active Serial (1) | )                      | Fast Passive Parallel <sup>(2)</sup> |            |                        |  |
|---------|--------|-------|-------------------|------------------------|--------------------------------------|------------|------------------------|--|
| Variant | Code   | Width | DCLK (MHz)        | Min Config<br>Time (s) | Width                                | DCLK (MHz) | Min Config<br>Time (s) |  |
|         | A3     | 4     | 100               | 0.534                  | 32                                   | 100        | 0.067                  |  |
|         | AS     | 4     | 100               | 0.344                  | 32                                   | 100        | 0.043                  |  |
|         | A4     | 4     | 100               | 0.534                  | 32                                   | 100        | 0.067                  |  |
|         | A5     | 4     | 100               | 0.675                  | 32                                   | 100        | 0.084                  |  |
|         | A7     | 4     | 100               | 0.675                  | 32                                   | 100        | 0.084                  |  |
| GX      | A9     | 4     | 100               | 0.857                  | 32                                   | 100        | 0.107                  |  |
|         | AB     | 4     | 100               | 0.857                  | 32                                   | 100        | 0.107                  |  |
|         | B5     | 4     | 100               | 0.676                  | 32                                   | 100        | 0.085                  |  |
|         | B6     | 4     | 100               | 0.676                  | 32                                   | 100        | 0.085                  |  |
|         | В9     | 4     | 100               | 0.857                  | 32                                   | 100        | 0.107                  |  |
|         | BB     | 4     | 100               | 0.857                  | 32                                   | 100        | 0.107                  |  |
| GT      | C5     | 4     | 100               | 0.675                  | 32                                   | 100        | 0.084                  |  |
| G1      | C7     | 4     | 100               | 0.675                  | 32                                   | 100        | 0.084                  |  |

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×32                 | Disabled      | Enabled         | 4                       |
|                         | Enabled       | Disabled        | 8                       |
|                         | Enabled       | Enabled         | 8                       |

#### Note to Table 49:


(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



### Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V<sub>CCPGM</sub> must be high enough to meet the V<sub>IH</sub> specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V<sub>CCPGM</sub>.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP  $\times 8$ , use DATA [7..0]. If you use FPP  $\times 16$ , use DATA [15..0].

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol              | Parameter   | Minimum   | Maximum | Units |
|---------------------|---|---|---------|-------|
| t <sub>CD2UM</sub>  | CONF_DONE high to user mode (3)                   | 175   | 437     | μS    |
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period   | _       | _     |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + (8576 \times \\ \text{CLKUSR period}) \end{array}$ | _       | _     |


#### Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 64 I/O Timing

## **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

| Parameter                    | Minimum | Maximum | Unit |  |  |  |
|------------------------------|---------|---------|------|--|--|--|
| t <sub>RU_nCONFIG</sub> (1)  | 250     | _       | ns   |  |  |  |
| t <sub>RU_nRSTIMER</sub> (2) | 250     | _       | ns   |  |  |  |

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum Typical |     | Maximum | Units |  |  |
|-----------------|-----|---------|-------|--|--|
| 5.3             | 7.9 | 12.5    | MHz   |  |  |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Parameter | Avoilable             | Min    | Fast       | Slow Model |       |       |       |       |       |             |       |      |
|-----------|-----------------------|--------|------------|------------|-------|-------|-------|-------|-------|-------------|-------|------|
|           | Available<br>Settings | Offset | Industrial | Commercial | C1    | C2    | C3    | C4    | 12    | 13,<br>13YY | 14    | Unit |
| D1        | 64                    | 0      | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2        | 32                    | 0      | 0.230      | 0.244      | 0.415 | 0.415 | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |