E·XFL

Intel - 5SGXEB9R2H43C2L Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 317000 |
| Number of Logic Elements/Cells | 840000 |
| Total RAM Bits | 53248000 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1760-BBGA, FCBGA |
| Supplier Device Package | 1760-HBGA (45x45) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxeb9r2h43c2l |
| | |

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

| Table 5. Maximum Anoweu Overshout During Transitions | | | | | | | |
|--|------------------|---------------|---|------|--|--|--|
| Symbol | Description | Condition (V) | Overshoot Duration as % @ T _J = 100°C | Unit | | | |
| | | 3.8 | 100 | % | | | |
| | | 3.85 | 64 | % | | | |
| | | 3.9 | 36 | % | | | |
| | | 3.95 | 21 | % | | | |
| Vi (AC) | AC input voltage | 4 | 12 | % | | | |
| | | 4.05 | 7 | % | | | |
| | | 4.1 | 4 | % | | | |
| | | 4.15 | 2 | % | | | |
| | | 4.2 | 1 | % | | | |

Table 5. Maximum Allowed Overshoot During Transitions

Figure 1. Stratix V Device Overshoot Duration



This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|----------------------------------|---|------------|--------------------|------|--------------------|------|
| | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades) | _ | 0.87 | 0.9 | 0.93 | V |
| V _{CC} | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) ⁽³⁾ | _ | 0.82 | 0.85 | 0.88 | V |
| V _{CCPT} | Power supply for programmable power technology | _ | 1.45 | 1.50 | 1.55 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | _ | 2.375 | 2.5 | 2.625 | V |
| VI (1) | I/O pre-driver (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| V _{CCPD} ⁽¹⁾ | I/O pre-driver (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (3.0 V) power supply | | 2.85 | 3.0 | 3.15 | V |
| | I/O buffers (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (1.8 V) power supply | | 1.71 | 1.8 | 1.89 | V |
| V _{CCIO} | I/O buffers (1.5 V) power supply | _ | 1.425 | 1.5 | 1.575 | V |
| | I/O buffers (1.35 V) power supply | _ | 1.283 | 1.35 | 1.45 | V |
| | I/O buffers (1.25 V) power supply | _ | 1.19 | 1.25 | 1.31 | V |
| | I/O buffers (1.2 V) power supply | _ | 1.14 | 1.2 | 1.26 | V |
| | Configuration pins (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| V _{CCPGM} | Configuration pins (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | Configuration pins (1.8 V) power supply | _ | 1.71 | 1.8 | 1.89 | V |
| V _{CCA_FPLL} | PLL analog voltage regulator power supply | _ | 2.375 | 2.5 | 2.625 | V |
| V _{CCD_FPLL} | PLL digital voltage regulator power supply | _ | 1.45 | 1.5 | 1.55 | V |
| V _{CCBAT} (2) | Battery back-up power supply (For design security volatile key register) | _ | 1.2 | _ | 3.0 | V |
| VI | DC input voltage | _ | -0.5 | _ | 3.6 | V |
| V ₀ | Output voltage | — | 0 | — | V _{CCIO} | V |
| т | Operating junction temperature | Commercial | 0 | — | 85 | °C |
| TJ | Operating junction temperature | Industrial | -40 | _ | 100 | °C |

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBR} | Receiver analog power supply (right side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | v |
| (2) | Receiver analog power supply (right side) | un, us, ui | 0.97 | 1.0 | 1.03 | v |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCT_GXBL} | Transmitter analog newer supply (left side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | Transmitter analog power supply (left side) | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| | | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| V _{CCT_GXBR} | | | 0.87 | 0.90 | 0.93 | |
| (2) | Transmitter analog power supply (right side) | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| V_{CCL_GTBR} | Transmitter clock network power supply | GT | 1.02 | 1.05 | 1.08 | V |
| V _{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |

| Table 7. | Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, | GS, and GT Devices |
|----------|---|--------------------|
| (Part 2 | of 2) | |

Notes to Table 7:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) Refer to Table 8 to select the correct power supply level for your design.

(3) When using ATX PLLs, the supply must be 3.0 V.

(4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 8 shows the transceiver power supply voltage requirements for various conditions.

Table 8. Transceiver Power Supply Voltage Requirements

| Conditions | Core Speed Grade | VCCR_GXB & VCCT_GXB ⁽²⁾ | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|---------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true: | All | 1.05 | | | |
| Data rate > 10.3 Gbps. DFE is used. | All | 1.05 | | | |
| If ANY of the following conditions are true ⁽¹⁾ : | | | 3.0 | | |
| ATX PLL is used. | | | | | |
| ■ Data rate > 6.5Gbps. | All | 1.0 | | | |
| ■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. | | | | 1.5 | V |
| If ALL of the following | C1, C2, I2, and I3YY | 0.90 | 2.5 | | |
| conditions are true:ATX PLL is not used. | | | | | |
| ■ Data rate ≤ 6.5Gbps. | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85 | 2.5 | | |
| DFE, AEQ, and EyeQ are not used. | | | | | |

Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

DC Characteristics

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

Supply Current

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

| Table 9. I/ | 0 Pin Leakage | Current for Stratix | / Devices ⁽¹⁾ |
|-------------|---------------|-----------------------------|--------------------------|
|-------------|---------------|-----------------------------|--------------------------|

| Symbol | Description | Conditions | Min | Тур | Max | Unit |
|-----------------|--------------------|-------------------------------------|-----|-----|-----|------|
| I _I | Input pin | $V_I = 0 V \text{ to } V_{CCIOMAX}$ | -30 | — | 30 | μA |
| I _{0Z} | Tri-stated I/O pin | $V_0 = 0 V$ to $V_{CCIOMAX}$ | -30 | | 30 | μA |

Note to Table 9:

(1) If $V_0 = V_{CCIO}$ to $V_{CCIOMax}$, 100 μ A of leakage current per I/O is expected.

Bus Hold Specifications

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

| | | | V _{CCI0} | | | | | | | | | | |
|-------------------------------|-------------------|--|-------------------|------|-------|-------|-------|-------|-------|-------|-------|-------|----|
| Parameter | Symbol | ol Conditions | 1.2 V | | 1. | 1.5 V | | 1.8 V | | 2.5 V | | 3.0 V | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| Low sustaining current | I _{SUSL} | V _{IN} > V _{IL} (maximum) | 22.5 | _ | 25.0 | _ | 30.0 | _ | 50.0 | _ | 70.0 | _ | μA |
| High sustaining current | I _{SUSH} | V _{IN} < V _{IH} (minimum) | -22.5 | _ | -25.0 | _ | -30.0 | _ | -50.0 | _ | -70.0 | _ | μA |
| Low overdrive current | I _{odl} | $0V < V_{IN} < V_{CCIO}$ | _ | 120 | _ | 160 | _ | 200 | _ | 300 | _ | 500 | μA |
| High overdrive current | I _{odh} | 0V < V _{IN} < V _{CCI0} | | -120 | | -160 | _ | -200 | | -300 | _ | -500 | μA |
| Bus-hold trip point | V _{trip} | _ | 0.45 | 0.95 | 0.50 | 1.00 | 0.68 | 1.07 | 0.70 | 1.70 | 0.80 | 2.00 | V |

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices ⁽¹⁾ (Part 1 of 2)

| Symbol | | | Calibration Accuracy | | | | |
|---------------------|---|--|----------------------|-------|----------------|-------|------|
| | Description | Conditions | C1 | C2,12 | C3,I3, I3YY | C4,14 | Unit |
| 25-Ω R _S | Internal series termination with calibration (25- Ω setting) | V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

| 1/0 Stondard | V _{CCIO} (V) | | | V _{REF} (V) | | | V _π (V) | | | |
|-------------------------|-----------------------|------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|--|
| I/O Standard | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 | |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 | |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCI0} | 0.5 * VCCIO | 0.51 * V _{CCIO} | |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.418 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCI0} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCI0} | 0.49 * V _{CCI0} | 0.5 * VCCIO | 0.51 * V _{CCIO} | |
| SSTL-12 Class I, II | 1.14 | 1.20 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCI0} | 0.5 * VCCIO | 0.51 * V _{CCIO} | |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | _ | V _{CCI0} /2 | _ | |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 | _ | V _{CCI0} /2 | _ | |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.47 * V _{CCI0} | 0.5 * V _{CCIO} | 0.53 * V _{CCIO} | — | V _{CCI0} /2 | | |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | _ | _ | _ | |

| Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Device | es |
|---|----|
|---|----|

| Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices | (Part 1 of 2) |
|---|---------------|
|---|---------------|

| I/O Standard | V _{IL(D(} | _{:)} (V) | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{ol} (V) | V _{oh} (V) | L (mA) | I _{oh} |
|-------------------------|--------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|--|---|-----------------------------|----------------------|-----------------|
| ijo Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | I _{ol} (mA) | (mÅ) |
| SSTL-2 Class I | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCI0} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.608 | V _{TT} + 0.608 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCI0} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 V _{TT} - 0.81 | | V _{TT} + 0.81 | 16.2 | -16.2 |
| SSTL-18 Class I | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCI0} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | V _{TT} - V _{TT} + 0.603 0.603 | | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCI0} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCI0} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | 8 | -8 |
| SSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | 16 | -16 |
| SSTL-135 Class I, II | | V _{REF} – 0.09 | V _{REF} + 0.09 | _ | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | _ | _ |
| SSTL-125 Class I, II | | V _{REF} – 0.85 | V _{REF} + 0.85 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | _ | _ |
| SSTL-12 Class I, II | | V _{REF} – 0.1 | V _{REF} + 0.1 | | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | | _ |

| I/O | | V _{ccio} (V) | | V _{DIF(} | _{DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V | V _{DIF(AC)} (V) | | |
|------------------------|------|-----------------------|------|-------------------|----------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|------|-----------------------------|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCI0} + 0.3 | _ | 0.5* V _{CCI0} | _ | 0.4* V _{CCI0} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.3 | V _{CCI0} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | 0.5*V _{CCI0} - 0.12 | 0.5* V _{CCIO} | 0.5*V _{CCI0} + 0.12 | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.44 | 0.44 |

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O | Vc | _{cio} (V) | (10) | | V _{ID} (mV) ⁽⁸⁾ | | | V _{ICM(DC)} (V) | Vo | _D (V) (| 5) | V _{OCM} (V) ⁽⁶⁾ | | | |
|---------------------------------------|-------|--------------------|-------|-----|-------------------------------------|-----|------|--------------------------------|-------|--------------------|-----|-------------------------------------|-------|------|-------|
| Standard | Min | Тур | Max | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| PCML | Tran | ismitte | | | | | • | of the high-s I/O pin speci | • | | | | | | For |
| 2.5 V | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = | _ | 0.05 | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| LVDS ⁽¹⁾ | 2.375 | 2.0 | 2.025 | 100 | 1.25 V | _ | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (5) | 2.375 | 2.5 | 2.625 | 100 | _ | _ | | — | _ | _ | _ | | _ | | |
| RSDS (HIO) ⁽²⁾ | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | _ | 0.3 | — | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini- LVDS (HIO) ⁽³⁾ | 2.375 | 2.5 | 2.625 | 200 | | 600 | 0.4 | _ | 1.325 | 0.25 | _ | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL (4 | | | _ | 300 | | _ | 0.6 | D _{MAX} ≤ 700 Mbps | 1.8 | | _ | _ | | | |
|), (9) | | _ | | 300 | _ | _ | 1 | D _{MAX} > 700 Mbps | 1.6 | | _ | _ | | | — |

Notes to Table 22:

(1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

(2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

(3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.
- (6) RL range: $90 \le RL \le 110 \Omega$.
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus[®] II PowerPlay Power Analyzer feature.

| Symbol/ Description | Conditions | Tra | nsceive Grade | r Speed 1 | Tra | nsceive Grade | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit |
|---|---|-----|------------------|--------------|-----|------------------|--------------|------|------------------|--------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | 85– Ω setting | | 85 ± 30% | | — | 85 ± 30% | | | 85 ± 30% | | Ω |
| Differential on- | 100–Ω setting | _ | 100 ± 30% | | _ | 100 ± 30% | | _ | 100 ± 30% | | Ω |
| chip termination resistors ⁽²¹⁾ | 120–Ω setting | _ | 120 ± 30% | | _ | 120 ± 30% | | _ | 120 ± 30% | | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | | _ | 150 ± 30% | | Ω |
| | V _{CCR_GXB} = 0.85 V or 0.9 V full bandwidth | | 600 | | _ | 600 | _ | | 600 | | mV |
| V _{ICM} (AC and DC coupled) | V _{CCR_GXB} = 0.85 V or 0.9 V half bandwidth | _ | 600 | _ | _ | 600 | _ | _ | 600 | _ | mV |
| | V _{CCR_GXB} = 1.0 V/1.05 V full bandwidth | _ | 700 | | _ | 700 | | | 700 | | mV |
| | V _{CCR_GXB} = 1.0 V half bandwidth | _ | 750 | _ | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽¹¹⁾ | _ | — | — | 10 | — | — | 10 | — | — | 10 | μs |
| t _{LTD} (12) | _ | 4 | | | 4 | | | 4 | | | μs |
| t _{LTD_manual} ⁽¹³⁾ | | 4 | | | 4 | | | 4 | _ | | μs |
| t _{LTR_LTD_manual} ⁽¹⁴⁾ | | 15 | | | 15 | — | | 15 | — | | μs |
| Run Length | _ | _ | | 200 | | — | 200 | | — | 200 | UI |
| Programmable equalization (AC Gain) ⁽¹⁰⁾ | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | | | 16 | _ | | 16 | _ | | 16 | dB |

 Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 4 of 7)

| Symbol/ Description | Conditions | Trai | nsceive Grade | r Speed 1 | Trar | isceive Grade | r Speed 2 | Tran | isceive Grade | r Speed 3 | Unit |
|----------------------------|------------|------|------------------|--------------|------|------------------|--------------|------|------------------|--------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} (16) | _ | | | 10 | | — | 10 | — | | 10 | μs |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 7 of 7)

Notes to Table 23:

(2) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.

(3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.

- (4) This supply follows VCCR_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.
- (13) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15) $t_{pll_powerdown}$ is the PLL powerdown minimum pulse width.
- (16) t_{pll lock} is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (19) For ES devices, R_{BEF} is 2000 $\Omega \pm 1\%$.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

⁽¹⁾ Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.

| Mada (2) | Transceiver | PMA Width | 20 | 20 | 16 | 16 | 10 | 10 | 8 | 8 |
|---------------------|-------------|--|---------|---------|---------|---------|-----|-----|------|------|
| Mode ⁽²⁾ | Speed Grade | PCS/Core Width | 40 | 20 | 32 | 16 | 20 | 10 | 16 | 8 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.5 | 5.8 | 5.2 | 4.72 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.5 | 5.8 | 5.2 | 4.72 |
| FIFO | 2 | C3, I3, I3L core speed grade | 9.8 | 9.0 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| | 3 | C1, C2, C2L, I2, I2L core speed grade | 8.5 | 8.5 | 8.5 | 8.5 | 6.5 | 5.8 | 5.2 | 4.72 |
| | | I3YY core speed grade | 10.3125 | 10.3125 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| | | C3, I3, I3L core speed grade | 8.5 | 8.5 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| | | C4, I4 core speed grade | 8.5 | 8.2 | 7.04 | 6.56 | 4.8 | 4.2 | 3.84 | 3.44 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 2 | C3, I3, I3L core speed grade | 9.8 | 9.0 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| Register | | C1, C2, C2L, I2, I2L core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 3 | I3YY core speed grade | 10.3125 | 10.3125 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| | 0 | C3, I3, I3L core speed grade | 8.5 | 8.5 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| | | C4, I4 core speed grade | 8.5 | 8.2 | 7.04 | 6.56 | 4.4 | 4.1 | 3.52 | 3.28 |

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

Notes to Table 25:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

(3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) ⁽¹⁾ |
|--|
|--|

| Symbol/ | Conditions | | Transceive peed Grade | | ן St | Unit | | |
|--|--|--------|--------------------------|--------------------------------|---------|------|--------------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Data rate | GT channels | 19,600 | | 28,050 | 19,600 | | 25,780 | Mbps |
| Differential on-chip | GT channels | | 100 | _ | | 100 | | Ω |
| termination resistors | GX channels | | 1 | 1 | (8) | | 11 | |
| | GT channels | | 500 | _ | | 500 | — | mV |
| V_{OCM} (AC coupled) | GX channels | | 1 | 1 | (8) | | 11 | |
| Dies/Fall times | GT channels | _ | 15 | _ | | 15 | — | ps |
| ise/Fall time GX channels | | | | | (8) | | 1 | |
| Intra-differential pair skew | | | (8) | | | | | |
| Intra-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | |
| Inter-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | |
| CMU PLL | · · · · · · | | | | | | | |
| Supported Data Range | — | 600 | — | 12500 | 600 | — | 8500 | Mbps |
| t _{pll_powerdown} (13) | — | 1 | — | — | 1 | _ | — | μs |
| t _{pll_lock} ⁽¹⁴⁾ | — | _ | — | 10 | — | _ | 10 | μs |
| ATX PLL | | | | | | | | |
| | VCO post- divider L=2 | 8000 | _ | 12500 | 8000 | _ | 8500 | Mbps |
| | L=4 | 4000 | | 6600 | 4000 | _ | 6600 | Mbps |
| Supported Data Rate | L=8 | 2000 | — | 3300 | 2000 | - | 3300 | Mbps |
| Range for GX Channels | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps |
| Supported Data Rate Range for GT Channels | VCO post- divider L=2 | 9800 | _ | 14025 | 9800 | _ | 12890 | Mbps |
| t _{pll_powerdown} ⁽¹³⁾ | — | 1 | — | — | 1 | — | — | μs |
| t _{pll_lock} ⁽¹⁴⁾ | — | | — | 10 | — | — | 10 | μs |
| fPLL | | | | | | - | · · | |
| Supported Data Range | _ | 600 | | 3250/ 3.125 ⁽²³⁾ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | Mbps |
| t _{pll_powerdown} (13) | | 1 | _ | | 1 | | | μs |

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (| Fransceiver Specifications for Stratix V GT Devices (Part 5 of 5) ⁽¹⁾ |
|---|--|
|---|--|

| Symbol/ Description | Conditions | | Transceivei peed Grade | | S | Unit | | |
|---------------------------------------|------------|-----|---------------------------|-----|-----|------|-----|----|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} ⁽¹⁴⁾ | — | — | _ | 10 | — | — | 10 | μs |

Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.
- (2) The reference clock common mode voltage is equal to the VCCR_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t_{1 TR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll_powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (17) For ES devices, RREF is 2000 $\Omega \pm 1\%$.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Figure 4 shows the differential transmitter output waveform.






Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| Sumbol | Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, 13L | ., I 3YY | | C4,I | 4 | Ilmit |
|--|--|-----|-----|-----|-----|--------|--------|-----|---------|-----------------|-----|------|------------|-------|
| Symbol | oonuttons | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | | 800 | 5 | _ | 625 | 5 | _ | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 520 | 5 | _ | 520 | 5 | | 420 | 5 | | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | _ | 800 | 5 | _ | 800 | 5 | _ | 625 (5) | 5 | _ | 525 (5) | MHz |

| Gumbal | Oenditione | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY | | C4,I | 4 | 11 |
|----------------------------------|--|-----|-----|-----------|-----|--------|-----------|-----|---------|-----------|-----|------|-----------|----------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| | SERDES factor J = 3 to 10 | (6) | _ | (8) | (6) | _ | (8) | (6) | | (8) | (6) | | (8) | Mbps |
| f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | | (7) | (6) | _ | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| DPA Mode | | | | | | | | | | | | | | |
| DPA run length | _ | | | 1000 0 | | _ | 1000 0 | | _ | 1000 0 | | _ | 1000 0 | UI |
| Soft CDR mode |) | | | | | | | | | | | | | |
| Soft-CDR PPM tolerance | _ | _ | _ | 300 | _ | — | 300 | _ | | 300 | _ | | 300 | ± PPM |
| Non DPA Mode | Non DPA Mode | | | | | | | | | | | - | | |
| Sampling Window | _ | | | 300 | | | 300 | | | 300 | | | 300 | ps |

Table 36. High-Speed I/O Specifications for Stratix V Devices ^{(1), (2)} (Part 4 of 4)

Notes to Table 36:

(1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.

(2) When J = 1 or 2, bypass the SERDES block.

(3) This only applies to DPA and soft-CDR modes.

(4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

(5) This is achieved by using the **LVDS** clock network.

(6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

(7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.

(8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

(9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

(10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.

(11) The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.

(12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.

(13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.

(14) Requires package skew compensation with PCB trace length.

(15) Do not mix single-ended I/O buffer within LVDS I/O bank.

(16) Chip-to-chip communication only with a maximum load of 5 pF.

(17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

| Clock | Parameter | Symbol | C | 1 | C2, C2L | , 12, 12L | C3, I3 I3 | | C4 | ,14 | Unit |
|--------------|---------------------------------|-------------------------------|-------|------|---------|-----------|--------------|-----|-----|-----|------|
| Network | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| | Clock period jitter | $t_{JIT(per)}$ | -25 | 25 | -25 | 25 | -30 | 30 | -35 | 35 | ps |
| PHY Clock | Cycle-to-cycle period jitter | $t_{\text{JIT(cc)}}$ | -50 | 50 | -50 | 50 | -60 | 60 | -70 | 70 | ps |
| | Duty cycle jitter | $t_{\text{JIT}(\text{duty})}$ | -37.5 | 37.5 | -37.5 | 37.5 | -45 | 45 | -56 | 56 | ps |

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 2 of 2) (2), (3)

Notes to Table 42:

(1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.

(2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.

(3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

OCT Calibration Block Specifications


Table 43 lists the OCT calibration block specifications for Stratix V devices.

Table 43. OCT Calibration Block Specifications for Stratix V Devices

| Symbol | Description | Min | Тур | Max | Unit |
|-----------------------|---|-----|------|-----|--------|
| OCTUSRCLK | Clock required by the OCT calibration blocks | | _ | 20 | MHz |
| T _{OCTCAL} | Number of OCTUSRCLK clock cycles required for OCT $\rm R_S/R_T$ calibration | _ | 1000 | _ | Cycles |
| T _{OCTSHIFT} | Number of OCTUSRCLK clock cycles required for the OCT code to shift out | — | 32 | _ | Cycles |
| T _{RS_RT} | Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT R_S and R_T (Figure 10) | _ | 2.5 | | ns |

Figure 10 shows the timing diagram for the oe and dyn_term_ctrl signals.

Figure 10. Timing Diagram for oe and dyn_term_ctrl Signals



Duty Cycle Distortion (DCD) Specifications

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol | C | 1 | C2, C2 | L, 12, 12L | | 3, I3L, Syy | C4 | 4,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| Output Duty Cycle | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |

Note to Table 44:

(1) The DCD numbers do not cover the core clock network.

Configuration Specification

POR Delay Specification

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast | 4 ms | 12 ms |
| Standard | 100 ms | 300 ms |

Note to Table 45:

(1) You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

JTAG Configuration Specifications

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol | Description | Min | Max | Unit |
|-------------------------|------------------------------------|-----|-----|------|
| t _{JCP} | TCK clock period ⁽²⁾ | 30 | — | ns |
| t _{JCP} | TCK clock period ⁽²⁾ | 167 | — | ns |
| t _{JCH} | TCK clock high time ⁽²⁾ | 14 | — | ns |
| t _{JCL} | TCK clock low time ⁽²⁾ | 14 | — | ns |
| t _{JPSU (TDI)} | TDI JTAG port setup time | 2 | — | ns |
| t _{JPSU (TMS)} | TMS JTAG port setup time | 3 | — | ns |

| Family | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) ^{(4), (5)} |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E ⁽¹⁾ | 5SEE9 | — | 342,742,976 | 700,888 |
| | 5SEEB | _ | 342,742,976 | 700,888 |

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.*

Table 48 lists the minimum configuration time estimates for Stratix V devices.

| | Member | | Active Serial ⁽¹⁾ | | Fast Passive Parallel ⁽²⁾ | | | | |
|---------|----------------|-------|------------------------------|------------------------|--------------------------------------|------------|------------------------|--|--|
| Variant | Member Code | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) | | |
| | A3 | 4 | 100 | 0.534 | 32 | 100 | 0.067 | | |
| | AS | 4 | 100 | 0.344 | 32 | 100 | 0.043 | | |
| | A4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 | | |
| | A5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | | |
| | A7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | | |
| GX | A9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 | | |
| | AB | 4 | 100 | 0.857 | 32 | 100 | 0.107 | | |
| | B5 | 4 | 100 | 0.676 | 32 | 100 | 0.085 | | |
| | B6 | 4 | 100 | 0.676 | 32 | 100 | 0.085 | | |
| | B9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 | | |
| | BB | 4 | 100 | 0.857 | 32 | 100 | 0.107 | | |
| ст | C5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | | |
| GT | C7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | | |

Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|---|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} ⁽⁵⁾ | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μS |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA [] hold time after rising edge on DCLK | N-1/f _{DCLK} ⁽⁵⁾ | | S |
| t _{CH} | DCLK high time | $0.45 	imes 1/f_{MAX}$ | | S |
| t _{CL} | DCLK low time | $0.45\times1/f_{MAX}$ | | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | | S |
| f | DCLK frequency (FPP ×8/×16) | — | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | — | 100 | MHz |
| t _R | Input rise time | — | 40 | ns |
| t _F | Input fall time | — | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the ${\tt DCLK}\mbox{-to-DATA}$ ratio and $f_{{\tt DCLK}}$ is the ${\tt DCLK}$ frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|---|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | — | μS |
| t _{status} | nSTATUS low pulse width | 268 | 1,506 ⁽¹⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} (5) | nCONFIG high to first rising edge on DCLK | 1,506 | — | μS |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | — | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | — | ns |
| t _{CH} | DCLK high time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CL} | DCLK low time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | — | S |
| f _{MAX} | DCLK frequency | — | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. Initialization Clock Source Option and the Maximu |
|---|
|---|

| Initialization Clock Source | Configuration Schemes | Maximum Frequency | Minimum Number of Clock Cycles ⁽¹⁾ |
|--------------------------------|----------------------------|----------------------|--|
| Internal Oscillator | AS, PS, FPP | 12.5 MHz | |
| CLKUSR | AS, PS, FPP ⁽²⁾ | 125 MHz | 8576 |
| DCLK | PS, FPP | 125 MHz | |

Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.