# E·XFL

## Intel - 5SGXEB9R3H43C4N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Detuns                         |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 317000   |
| Number of Logic Elements/Cells | 840000   |
| Total RAM Bits                 | 53248000   |
| Number of I/O                  | 600  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 1760-BBGA, FCBGA   |
| Supplier Device Package        | 1760-HBGA (45x45)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxeb9r3h43c4n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|                            |                  |         |     |     | (       | -,      |              |     |
|----------------------------|------------------|---------|-----|-----|---------|---------|--------------|-----|
| Transceiver Speed<br>Grade | Core Speed Grade |         |     |     |         |         |              |     |
|                            | C1               | C2, C2L | C3  | C4  | 12, 12L | 13, 13L | <b>I</b> 3YY | 14  |
| 3                          |                  | Yes     | Yes | Yes |         | Yes     | Yes (4)      | Yes |
| GX channel—8.5 Gbps        | —                | 165     | 165 | 165 |         | 163     | 163 17       | 165 |

#### Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering <sup>(1), (2), (3)</sup> (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** <sup>(1)</sup>, <sup>(2)</sup>

| Transaction Oracle Oracle                          | Core Speed Grade |     |     |     |  |  |
|--|------------------|-----|-----|-----|--|--|
| Transceiver Speed Grade                            | C1               | C2  | 12  | 13  |  |  |
| 2<br>GX channel—12.5 Gbps<br>GT channel—28.05 Gbps | Yes              | Yes | _   | _   |  |  |
| 3<br>GX channel—12.5 Gbps<br>GT channel—25.78 Gbps | Yes              | Yes | Yes | Yes |  |  |

#### Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

## **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

| Table 3. | Absolute | Maximum | <b>Ratings</b> | for Stratix \ | / Devices | (Part 1 of 2) |
|----------|----------|---------|----------------|---------------|-----------|---------------|
|----------|----------|---------|----------------|---------------|-----------|---------------|

| Symbol              | Description  | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V <sub>CC</sub>     | Power supply for core voltage and periphery circuitry                  | -0.5    | 1.35    | V    |
| V <sub>CCPT</sub>   | Power supply for programmable power technology                         | -0.5    | 1.8     | V    |
| V <sub>CCPGM</sub>  | Power supply for configuration pins                                    | -0.5    | 3.9     | V    |
| V <sub>CC_AUX</sub> | Auxiliary supply for the programmable power technology                 | -0.5    | 3.4     | V    |
| V <sub>CCBAT</sub>  | Battery back-up power supply for design security volatile key register | -0.5    | 3.9     | V    |
| V <sub>CCPD</sub>   | I/O pre-driver power supply  | -0.5    | 3.9     | V    |
| V <sub>CCIO</sub>   | I/O power supply   | -0.5    | 3.9     | V    |

| Symbol  | Description   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup>  | Unit |  |
|---|---|------------|------------------------|---------|---|------|--|
|   |   |            | 0.82                   | 0.85    | 0.88  |      |  |
| V <sub>CCR_GXBR</sub> Receiver analog power supply (right sid         V <sub>CCR_GTBR</sub> Receiver analog power supply for GT channels (right side)         V <sub>CCT_GXBL</sub> Transmitter analog power supply (left si         V <sub>CCT_GXBR</sub> Transmitter analog power supply (left si         V <sub>CCT_GXBR</sub> Transmitter analog power supply (right         V <sub>CCT_GXBR</sub> Transmitter analog power supply for GT channels (right side) | Paggiver appled power supply (right side)                         | GX, GS, GT | 0.87                   | 0.90    | 0.93  | V    |  |
| (2)   | Receiver analog power supply (right side)                         | un, us, ui | 0.97                   | 1.0     | 1.03  | v    |  |
|   |   |            | 1.03                   | 1.05    | 1.07  |      |  |
| V <sub>CCR_GTBR</sub>   |   | GT         | 1.02                   | 1.05    | 1.08  | V    |  |
|   |   |            | 0.82                   | 0.85    | 0.88  |      |  |
| V <sub>CCT GXBL</sub>   | Transmitter analog power supply (left side) GX, GS, GT 0.97 1.0 1 | 0.93       | v                      |         |   |      |  |
| (2)   | Transmitter analog power supply (left side)                       | GX, GS, G1 | 0.97                   | 1.0     | 0.88         V           1.03         V           1.07         V           1.07         V           0.88         V           0.88         V           0.93         V           1.03         V           1.05         V           1.08         V           1.575         V | v    |  |
|   |   |            | 1.03                   | 1.05    | 1.07  |      |  |
|   |   |            | 0.82                   | 0.85    | 0.88  | V    |  |
| V <sub>CCT GXBR</sub>   | Transmitter analog nower supply (right side)                      |            | 0.87                   | 0.90    | 0.93  |      |  |
|   | Transmitter analog power supply (fight side)                      | GX, GS, GT | 0.97                   | 1.0     | 1.03  | v    |  |
|   |   |            | 1.03                   | 1.05    | 0.88         0.93         1.03         1.07         1.08         0.88         0.93         1.03         1.03         1.03         1.03         1.03         1.03         1.03         1.07         0.88         0.93         1.03         1.07         0.88         0.93         1.03         1.03         1.03         1.03         1.03         1.03         1.05         1.08         1.575  |      |  |
| V <sub>CCT_GTBR</sub>   | Transmitter analog power supply for GT channels (right side)      | GT         | 1.02                   | 1.05    | 1.08  | V    |  |
| $V_{CCL\_GTBR}$   | Transmitter clock network power supply                            | GT         | 1.02                   | 1.05    | 1.08  | V    |  |
| V <sub>CCH_GXBL</sub>   | Transmitter output buffer power supply (left side)                | GX, GS, GT | 1.425                  | 1.5     | 1.575   | V    |  |
| V <sub>CCH_GXBR</sub>   | Transmitter output buffer power supply (right side)               | GX, GS, GT | 1.425                  | 1.5     | 1.575   | V    |  |

| Table 7. | Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, | GS, and GT Devices |
|----------|---|--------------------|
| (Part 2  | of 2)   |                    |

## Notes to Table 7:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) Refer to Table 8 to select the correct power supply level for your design.

(3) When using ATX PLLs, the supply must be 3.0 V.

(4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

| Conditions  | Core Speed Grade                  | VCCR_GXB &<br>VCCT_GXB <sup>(2)</sup> | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|---------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true:                       | All                               | 1.05                                  |          |          |      |
| <ul> <li>Data rate &gt; 10.3 Gbps.</li> <li>DFE is used.</li> </ul> | All                               | 1.05                                  |          |          |      |
| If ANY of the following conditions are true <sup>(1)</sup> :        |                                   |                                       | 3.0      |          |      |
| ATX PLL is used.  |                                   |                                       |          |          |      |
| ■ Data rate > 6.5Gbps.  | All                               | 1.0                                   |          |          |      |
| ■ DFE (data rate ≤<br>10.3 Gbps), AEQ, or<br>EyeQ feature is used.  |                                   |                                       |          | 1.5      | V    |
| If ALL of the following   | C1, C2, I2, and I3YY              | 0.90                                  | 2.5      |          |      |
| <ul><li>conditions are true:</li><li>ATX PLL is not used.</li></ul> |                                   |                                       |          |          |      |
| ■ Data rate ≤ 6.5Gbps.  | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85                                  | 2.5      |          |      |
| <ul> <li>DFE, AEQ, and EyeQ are<br/>not used.</li> </ul>            |                                   |                                       |          |          |      |

## Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

## **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

#### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

|   |  |  | Calibration Accuracy |            |                |            |      |
|---|--|--|----------------------|------------|----------------|------------|------|
| Symbol  | Description  | Conditions                                       | C1                   | C2,12      | C3,I3,<br>I3YY | C4,14      | Unit |
| 50-Ω R <sub>S</sub>   | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |
| 34-Ω and<br>40-Ω R <sub>S</sub>   | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCI0</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15                  | ±15        | ±15            | ±15        | %    |
| 48-Ω, 60-Ω,<br>80-Ω, and<br>240-Ω R <sub>S</sub>                                | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)  | V <sub>CCI0</sub> = 1.2 V                        | ±15                  | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>   | Internal parallel<br>termination with<br>calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 20- $Ω$ , 30- $Ω$ ,<br>40- $Ω$ ,60- $Ω$ ,<br>and<br>120- $Ω$ R <sub>T</sub>     | Internal parallel termination with calibration ( $20 \cdot \Omega$ , $30 \cdot \Omega$ , $40 \cdot \Omega$ , $60 \cdot \Omega$ , and $120 \cdot \Omega$ setting) | V <sub>CCI0</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60-Ω and 120-Ω $R_T$  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCI0</sub> = 1.2                          | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{l} \textbf{25-}\Omega\\ \textbf{R}_{S\_left\_shift} \end{array}$ | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)   | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |

| Table 11. OCT Calibration Accurat | y Specifications for Stratix V Devices <sup>(1)</sup> ( | (Part 2 of 2) |
|-----------------------------------|---|---------------|
|-----------------------------------|---|---------------|

## Note to Table 11:

(1) OCT calibration accuracy is valid at the time of calibration only.

Table 12 lists the Stratix V OCT without calibration resistance to PVT changes.

|                             |  |                            | <b>Resistance Tolerance</b> |       |                 |        |      |
|-----------------------------|--|----------------------------|-----------------------------|-------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                 | C1                          | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | $V_{CCIO} = 3.0$ and 2.5 V | ±30                         | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination<br>without calibration (25-Ω<br>setting)   | $V_{CCI0} = 1.8$ and 1.5 V | ±30                         | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination<br>without calibration (25-Ω<br>setting)   | V <sub>CCI0</sub> = 1.2 V  | ±35                         | ±35   | ±50             | ±50    | %    |

|                      |  |                            | Re  | esistance | Tolerance       |        |      |
|----------------------|--|----------------------------|-----|-----------|-----------------|--------|------|
| Symbol               | Description  | Conditions                 | C1  | C2,I2     | C3, I3,<br>I3YY | C4, I4 | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | $V_{CCIO} = 1.8$ and 1.5 V | ±30 | ±30       | ±40             | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCI0</sub> = 1.2 V  | ±35 | ±35       | ±50             | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100- $\Omega$ setting)              | V <sub>CCPD</sub> = 2.5 V  | ±25 | ±25       | ±25             | ±25    | %    |

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

## Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} \,=\, R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

#### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the V<sub>CCIO</sub> at power-up.
- (5) dR/dT is the percentage change of  $R_{\text{SCAL}}$  with temperature.
- (6) dR/dV is the percentage change of  $\mathsf{R}_{\mathsf{SCAL}}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

| Table 13. | OCT Variation after Power-U | Calibration for Stratix V Devices | (Part 1 of 2) <sup>(1)</sup> |
|-----------|-----------------------------|-----------------------------------|------------------------------|
|-----------|-----------------------------|-----------------------------------|------------------------------|

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
|        |  | 3.0                   | 0.0297  |      |
|        |  | 2.5                   | 0.0344  |      |
| dR/dV  | OCT variation with voltage without recalibration | 1.8                   | 0.0499  | %/mV |
|        |  | 1.5                   | 0.0744  |      |
|        |  | 1.2                   | 0.1241  |      |

| 1/0 Stondard            |       | V <sub>ccio</sub> (V) |       |                             | V <sub>REF</sub> (V)    |                             |                             | V <sub>TT</sub> (V)        |                             |
|-------------------------|-------|-----------------------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| I/O Standard            | Min   | Тур                   | Max   | Min                         | Тур                     | Max                         | Min                         | Тур                        | Max                         |
| SSTL-2<br>Class I, II   | 2.375 | 2.5                   | 2.625 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | V <sub>REF</sub> –<br>0.04  | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04  |
| SSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.833                       | 0.9                     | 0.969                       | V <sub>REF</sub> –<br>0.04  | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04  |
| SSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.418 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCI0</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-12<br>Class I, II  | 1.14  | 1.20                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| HSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.85                        | 0.9                     | 0.95                        | _                           | V <sub>CCI0</sub> /2       | _                           |
| HSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.68                        | 0.75                    | 0.9                         | _                           | V <sub>CCI0</sub> /2       | _                           |
| HSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.47 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.53 *<br>V <sub>CCIO</sub> | —                           | V <sub>CCI0</sub> /2       |                             |
| HSUL-12                 | 1.14  | 1.2                   | 1.3   | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | —                           | _                          | _                           |

| Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Device | es |
|---|----|
|---|----|

| Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices | (Part 1 of 2) |
|---|---------------|
|---|---------------|

| I/O Standard            | V <sub>IL(D(</sub> | <sub>:)</sub> (V)           | V <sub>IH(D</sub>           | <sub>C)</sub> (V)       | V <sub>IL(AC)</sub> (V)     | V <sub>IH(AC)</sub> (V)     | V <sub>ol</sub> (V)        | V <sub>oh</sub> (V)         | L (mA)               | I <sub>oh</sub> |
|-------------------------|--------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|----------------------|-----------------|
| ijo Stanuaru            | Min                | Max                         | Min                         | Max                     | Max                         | Min                         | Max                        | Min                         | I <sub>ol</sub> (mA) | (mÅ)            |
| SSTL-2<br>Class I       | -0.3               | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> +<br>0.15  | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.31  | V <sub>REF</sub> + 0.31     | V <sub>TT</sub> –<br>0.608 | V <sub>TT</sub> +<br>0.608  | 8.1                  | -8.1            |
| SSTL-2<br>Class II      | -0.3               | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> +<br>0.15  | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.31  | V <sub>REF</sub> + 0.31     | V <sub>TT</sub> –<br>0.81  | V <sub>TT</sub> +<br>0.81   | 16.2                 | -16.2           |
| SSTL-18<br>Class I      | -0.3               | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.25  | V <sub>REF</sub> + 0.25     | V <sub>TT</sub> –<br>0.603 | V <sub>TT</sub> +<br>0.603  | 6.7                  | -6.7            |
| SSTL-18<br>Class II     | -0.3               | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.25  | V <sub>REF</sub> + 0.25     | 0.28                       | V <sub>CCI0</sub> –<br>0.28 | 13.4                 | -13.4           |
| SSTL-15<br>Class I      |                    | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                       | V <sub>REF</sub> –<br>0.175 | V <sub>REF</sub> +<br>0.175 | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | 8                    | -8              |
| SSTL-15<br>Class II     | _                  | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                       | V <sub>REF</sub> –<br>0.175 | V <sub>REF</sub> +<br>0.175 | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | 16                   | -16             |
| SSTL-135<br>Class I, II |                    | V <sub>REF</sub> –<br>0.09  | V <sub>REF</sub> + 0.09     | _                       | V <sub>REF</sub> –<br>0.16  | V <sub>REF</sub> + 0.16     | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | _                    | _               |
| SSTL-125<br>Class I, II |                    | V <sub>REF</sub> –<br>0.85  | V <sub>REF</sub> + 0.85     | _                       | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | _                    | _               |
| SSTL-12<br>Class I, II  |                    | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> +<br>0.1   |                         | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub>  |                      | _               |

| Symbol/  | Conditions   | Trai  | nsceive<br>Grade | r Speed<br>1          | Trai  | nsceive<br>Grade | r Speed<br>2          | Trai                  | r Speed<br>3     | Unit               |             |
|--|--|-------|------------------|-----------------------|-------|------------------|-----------------------|-----------------------|------------------|--------------------|-------------|
| Description  |  | Min   | Тур              | Max                   | Min   | Тур              | Max                   | Min                   | Тур              | Max                |             |
| Spread-spectrum<br>downspread                                      | PCle   | _     | 0 to<br>0.5      | _                     | _     | 0 to<br>0.5      |                       | _                     | 0 to<br>0.5      | _                  | %           |
| On-chip<br>termination<br>resistors <sup>(21)</sup>                | _  | _     | 100              |                       | _     | 100              |                       | _                     | 100              |                    | Ω           |
| Absolute V <sub>MAX</sub> <sup>(5)</sup>                           | Dedicated<br>reference<br>clock pin                    | _     | _                | 1.6                   | _     | _                | 1.6                   | _                     | _                | 1.6                | V           |
|  | RX reference clock pin                                 | _     | _                | 1.2                   | _     |                  | 1.2                   |                       | _                | 1.2                |             |
| Absolute $V_{\text{MIN}}$  | —  | -0.4  | —                |                       | -0.4  | —                | —                     | -0.4                  | —                | —                  | V           |
| Peak-to-peak<br>differential input<br>voltage                      | _  | 200   | _                | 1600                  | 200   | _                | 1600                  | 200                   | _                | 1600               | mV          |
| V <sub>ICM</sub> (AC   | Dedicated<br>reference<br>clock pin                    | 1050/ | 1000/90          | 00/850 <sup>(2)</sup> | 1050/ | 1000/90          | 00/850 <sup>(2)</sup> | 1050/1000/900/850 (2) |                  | mV                 |             |
| coupled) <sup>(3)</sup>  | RX reference<br>clock pin                              | 1.    | .0/0.9/0         | .85 <sup>(4)</sup>    | 1.    | 0/0.9/0          | .85 <sup>(4)</sup>    | 1.                    | 0/0.9/0          | .85 <sup>(4)</sup> | V           |
| V <sub>ICM</sub> (DC coupled)                                      | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250   |                  | 550                   | 250   |                  | 550                   | 250                   |                  | 550                | mV          |
|  | 100 Hz   | —     | —                | -70                   | —     | —                | -70                   | —                     | —                | -70                | dBc/Hz      |
| Transmitter  | 1 kHz  |       |                  | -90                   |       |                  | -90                   |                       | —                | -90                | dBc/Hz      |
| REFCLK Phase<br>Noise  | 10 kHz   | —     | —                | -100                  | —     | —                | -100                  | —                     | —                | -100               | dBc/Hz      |
| (622 MHz) <sup>(20)</sup>  | 100 kHz  |       |                  | -110                  | —     | —                | -110                  | —                     | —                | -110               | dBc/Hz      |
|  | ≥1 MHz   | —     | —                | -120                  | —     | —                | -120                  | —                     | —                | -120               | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) <sup>(17)</sup> | 10 kHz to<br>1.5 MHz<br>(PCle)                         | _     | _                | 3                     | _     | _                | 3                     | _                     | _                | 3                  | ps<br>(rms) |
| R <sub>REF</sub> (19)  | _  |       | 1800<br>±1%      |                       | _     | 1800<br>±1%      | _                     |                       | 180<br>0<br>±1%  |                    | Ω           |
| Transceiver Clocks   | S  |       |                  |                       |       |                  |                       |                       |                  |                    |             |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                             |       | 100<br>or<br>125 | _                     | _     | 100<br>or<br>125 | _                     | _                     | 100<br>or<br>125 | _                  | MHz         |

## Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)

| Symbol/   | Conditions   | Tra | nsceive<br>Grade     | r Speed<br>1 | Transceiver Speed<br>Grade 2 |                 |       | Trar | Unit            |                          |      |
|---|--|-----|----------------------|--------------|------------------------------|-----------------|-------|------|-----------------|--------------------------|------|
| Description   |  | Min | Тур                  | Max          | Min                          | Тур             | Max   | Min  | Тур             | Max                      |      |
|   | DC Gain<br>Setting = 0                                     |     | 0                    | _            | _                            | 0               |       | _    | 0               | —                        | dB   |
|   | DC Gain<br>Setting = 1                                     | _   | 2                    | _            | —                            | 2               | _     | _    | 2               | _                        | dB   |
| Programmable<br>DC gain   | DC Gain<br>Setting = 2                                     | _   | 4                    | _            | _                            | 4               | _     | _    | 4               | _                        | dB   |
|   | DC Gain<br>Setting = 3                                     | _   | 6                    | _            | _                            | 6               | _     | _    | 6               | _                        | dB   |
|   | DC Gain<br>Setting = 4                                     | _   | 8                    | _            | _                            | 8               | _     | _    | 8               | —                        | dB   |
| Transmitter   |  |     |                      |              |                              |                 |       |      |                 |                          |      |
| Supported I/O<br>Standards  | _  |     | 1.4-V and 1.5-V PCML |              |                              |                 |       |      |                 |                          |      |
| Data rate<br>(Standard PCS)   | _  | 600 | _                    | 12200        | 600                          | _               | 12200 | 600  | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS)  | _  | 600 | _                    | 14100        | 600                          |                 | 12500 | 600  |                 | 8500/<br>10312.5<br>(24) | Mbps |
|   | 85-Ω<br>setting  |     | 85 ±<br>20%          | _            | _                            | 85 ±<br>20%     |       | _    | 85 ±<br>20%     | _                        | Ω    |
| Differential on-  | 100-Ω<br>setting   | _   | 100<br>±<br>20%      | _            | _                            | 100<br>±<br>20% | _     | _    | 100<br>±<br>20% | _                        | Ω    |
| chip termination<br>resistors   | 120-Ω<br>setting   | _   | 120<br>±<br>20%      |              |                              | 120<br>±<br>20% |       | _    | 120<br>±<br>20% |                          | Ω    |
|   | 150-Ω<br>setting   |     | 150<br>±<br>20%      |              |                              | 150<br>±<br>20% |       |      | 150<br>±<br>20% |                          | Ω    |
| V <sub>OCM</sub> (AC<br>coupled)                                      | 0.65-V<br>setting  |     | 650                  |              | _                            | 650             |       | _    | 650             | _                        | mV   |
| V <sub>OCM</sub> (DC<br>coupled)                                      | _  |     | 650                  |              | _                            | 650             |       | _    | 650             | _                        | mV   |
| Rise time (7)   | 20% to 80%   | 30  |                      | 160          | 30                           |                 | 160   | 30   |                 | 160                      | ps   |
| Fall time <sup>(7)</sup>  | 80% to 20%   | 30  |                      | 160          | 30                           |                 | 160   | 30   |                 | 160                      | ps   |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> =<br>0.5 V and<br>slew rate of<br>15 ps |     |                      | 15           |                              |                 | 15    |      |                 | 15                       | ps   |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                                      |     |                      | 120          |                              |                 | 120   |      |                 | 120                      | ps   |

## Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 5 of 7)

| Symbol/<br>Description     |   | Transceiver Speed<br>Grade 1 |     |     | Transceiver Speed<br>Grade 2 |     |     | Transceiver Speed<br>Grade 3 |     |     | Unit |
|----------------------------|---|------------------------------|-----|-----|------------------------------|-----|-----|------------------------------|-----|-----|------|
| Description                |   | Min                          | Тур | Max | Min                          | Тур | Max | Min                          | Тур | Max |      |
| t <sub>pll_lock</sub> (16) | _ |                              |     | 10  |                              | —   | 10  |                              |     | 10  | μs   |

#### Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 7 of 7)

#### Notes to Table 23:

(2) The reference clock common mode voltage is equal to the V<sub>CCR\_GXB</sub> power supply level.

(3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.

- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll_powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>pll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin  $V_{ICM}$ ).
- (19) For ES devices,  $R_{BEF}$  is 2000  $\Omega \pm 1\%$ .
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

<sup>(1)</sup> Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.





Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)

Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

## Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)<sup>(1)</sup>

| Symbol/   | Conditions   |        | Transceive<br>Speed Grade |              |              | Fransceive<br>Deed Grade |             | Unit     |
|---|--|--------|---------------------------|--------------|--------------|--------------------------|-------------|----------|
| Description   |  | Min    | Тур                       | Max          | Min          | Тур                      | Max         | Ī        |
|   | 100 Hz   |        |                           | -70          |              |                          | -70         |          |
| Transmitter REFCLK  | 1 kHz  |        | _                         | -90          | _            | _                        | -90         | -        |
| Phase Noise (622  | 10 kHz   |        | _                         | -100         | _            | _                        | -100        | dBc/Hz   |
| MHz) <sup>(18)</sup>  | 100 kHz  |        | —                         | -110         | _            | —                        | -110        | -        |
|   | $\geq$ 1 MHz   |        | —                         | -120         | _            | —                        | -120        | -        |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>   | 10 kHz to<br>1.5 MHz<br>(PCIe)                                     |        | _                         | 3            | _            |                          | 3           | ps (rms) |
| RREF <sup>(17)</sup>  | —  |        | 1800<br>± 1%              | _            | _            | 1800<br>± 1%             | _           | Ω        |
| Transceiver Clocks  |  |        |                           |              |              |                          |             |          |
| fixedclk <b>clock</b><br>frequency  | PCIe<br>Receiver<br>Detect   |        | 100 or<br>125             | _            | _            | 100 or<br>125            | _           | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency  | _  | 100    | _                         | 125          | 100          | _                        | 125         | MHz      |
| Receiver  |  |        |                           | •            |              |                          |             |          |
| Supported I/O<br>Standards  | —  |        | 1.4-V PCMI                | _, 1.5-V PCM | L, 2.5-V PCI | ML, LVPEC                | L, and LVDS | 3        |
| Data rate<br>(Standard PCS) <sup>(21)</sup>   | GX channels  | 600    | _                         | 8500         | 600          | _                        | 8500        | Mbps     |
| Data rate<br>(10G PCS) <sup>(21)</sup>  | GX channels  | 600    | _                         | 12,500       | 600          | _                        | 12,500      | Mbps     |
| Data rate   | GT channels  | 19,600 | —                         | 28,050       | 19,600       | —                        | 25,780      | Mbps     |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>   | GT channels  | _      | _                         | 1.2          | _            | _                        | 1.2         | V        |
| Absolute V <sub>MIN</sub> for a receiver pin  | GT channels  | -0.4   | _                         | _            | -0.4         |                          | _           | V        |
| Maximum peak-to-peak  | GT channels  | _      | —                         | 1.6          | —            | —                        | 1.6         | V        |
| differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>                                      | GX channels  |        |                           |              | (8)          |                          |             |          |
|   | GT channels  |        |                           |              |              |                          |             |          |
| Maximum peak-to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-p)<br>after device<br>configuration ( <sup>16</sup> ), ( <sup>20</sup> ) | V <sub>CCR_GTB</sub> =<br>1.05 V<br>(V <sub>ICM</sub> =<br>0.65 V) | —      | -                         | 2.2          | _            | _                        | 2.2         | V        |
| oomguration ( ), ( )  | GX channels  |        | •                         | •            | (8)          |                          |             |          |
| Minimum differential  | GT channels  | 200    | _                         |              | 200          |                          |             | mV       |
| eye opening at receiver<br>serial input pins <sup>(4)</sup> , <sup>(20)</sup>   | GX channels  |        |                           |              | (8)          |                          |             |          |

| Symbol/  | Conditions                            | 5   | Transceiver<br>Speed Grade |        |             | Transceive<br>peed Grade |        | Unit  |
|--|---------------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description  |                                       | Min | Тур                        | Max    | Min         | Тур                      | Max    |       |
| Differential on-chip<br>termination resistors <sup>(7)</sup> | GT channels                           |     | 100                        | _      | _           | 100                      | _      | Ω     |
|  | 85- $\Omega$ setting                  | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%              | _      | Ω     |
| Differential on-chip<br>termination resistors                | 100-Ω<br>setting                      | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%             | _      | Ω     |
| for GX channels <sup>(19)</sup>                              | 120-Ω<br>setting                      | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%             | _      | Ω     |
|  | 150-Ω<br>setting                      |     | 150<br>± 30%               | _      | _           | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                                | GT channels                           |     | 650                        |        | —           | 650                      | —      | mV    |
|  | VCCR_GXB =<br>0.85 V or<br>0.9 V      |     | 600                        | _      | _           | 600                      |        | mV    |
| VICM (AC and DC<br>coupled) for GX<br>Channels               | VCCR_GXB =<br>1.0 V full<br>bandwidth | _   | 700                        | _      | _           | 700                      | _      | mV    |
|  | VCCR_GXB =<br>1.0 V half<br>bandwidth |     | 750                        | _      | _           | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                              | —                                     | —   | —                          | 10     | —           | —                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                             |                                       | 4   |                            |        | 4           |                          |        | μs    |
| t <sub>LTD_manual</sub> <sup>(11)</sup>                      | —                                     | 4   | —                          | —      | 4           | —                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> <sup>(12)</sup>                  | _                                     | 15  |                            |        | 15          | —                        |        | μs    |
| Run Length   | GT channels                           | _   | _                          | 72     | —           | —                        | 72     | CID   |
| nun Lengin   | GX channels                           |     |                            |        | (8)         |                          |        |       |
| CDR PPM  | GT channels                           |     |                            | 1000   | _           | —                        | 1000   | ± PPM |
|  | GX channels                           |     |                            |        | (8)         |                          |        |       |
| Programmable   | GT channels                           | _   | _                          | 14     | —           | —                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                     | GX channels                           |     |                            |        | (8)         |                          |        |       |
| Programmable   | GT channels                           | _   | —                          | 7.5    | —           | —                        | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                       | GX channels                           |     |                            |        | (8)         |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup>    | GT channels                           | _   | 100                        | _      | _           | 100                      | _      | Ω     |
| Transmitter  | ·1                                    |     |                            |        |             |                          |        |       |
| Supported I/O<br>Standards                                   | _                                     |     |                            | 1.4-V  | and 1.5-V F | PCML                     |        |       |
| Data rate<br>(Standard PCS)                                  | GX channels                           | 600 | _                          | 8500   | 600         | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                       | GX channels                           | 600 |                            | 12,500 | 600         | _                        | 12,500 | Mbps  |

## Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)<sup>(1)</sup>

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

## **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## **Core Performance Specifications**

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

## **Clock Tree Specifications**

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

|                              |                             | Performance              |        |      |
|------------------------------|-----------------------------|--------------------------|--------|------|
| Symbol                       | C1, C2, C2L, I2, and<br>I2L | C3, I3, I3L, and<br>I3YY | C4, I4 | Unit |
| Global and<br>Regional Clock | 717                         | 650                      | 580    | MHz  |
| Periphery Clock              | 550                         | 500                      | 500    | MHz  |

### Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

## **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to  $85^{\circ}$ C) and the industrial junction temperature range (-40° to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol                   | Parameter  | Min | Тур | Max                | Unit |
|--------------------------|--|-----|-----|--------------------|------|
|                          | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)  | 5   | _   | 800 (1)            | MHz  |
| f <sub>IN</sub>          | Input clock frequency (C3, I3, I3L, and I3YY speed grades)   | 5   | _   | 800 (1)            | MHz  |
|                          | Input clock frequency (C4, I4 speed grades)  | 5   | _   | 650 <sup>(1)</sup> | MHz  |
| f <sub>INPFD</sub>       | Input frequency to the PFD   | 5   | —   | 325                | MHz  |
| f <sub>finpfd</sub>      | Fractional Input clock frequency to the PFD  | 50  | —   | 160                | MHz  |
|                          | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)  | 600 | _   | 1600               | MHz  |
| f <sub>VCO</sub>         | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)   | 600 | _   | 1600               | MHz  |
|                          | PLL VCO operating range (C4, I4 speed grades)  | 600 | —   | 1300               | MHz  |
| t <sub>einduty</sub>     | Input clock or external feedback clock input duty cycle  | 40  |     | 60                 | %    |
|                          | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | —   | _   | 717 <sup>(2)</sup> | MHz  |
| f <sub>out</sub>         | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | _   | _   | 650 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | _   | _   | 580 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | _   | _   | 800 (2)            | MHz  |
| f <sub>out_ext</sub>     | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | _   | _   | 667 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C4, I4 speed grades)                                      | _   | _   | 553 <sup>(2)</sup> | MHz  |
| t <sub>outduty</sub>     | Duty cycle for a dedicated external clock output (when set to <b>50%</b> )                               | 45  | 50  | 55                 | %    |
| t <sub>FCOMP</sub>       | External feedback clock compensation time  | _   | —   | 10                 | ns   |
| f <sub>dyconfigclk</sub> | Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>                      | _   | _   | 100                | MHz  |
| t <sub>LOCK</sub>        | Time required to lock from the end-of-device configuration or deassertion of areset                      | _   | _   | 1                  | ms   |
| t <sub>olock</sub>       | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _   | _   | 1                  | ms   |
|                          | PLL closed-loop low bandwidth  |     | 0.3 | —                  | MHz  |
| f <sub>CLBW</sub>        | PLL closed-loop medium bandwidth   | _   | 1.5 |                    | MHz  |
|                          | PLL closed-loop high bandwidth (7)   |     | 4   | —                  | MHz  |
| t <sub>PLL_PSERR</sub>   | Accuracy of PLL phase shift  |     |     | ±50                | ps   |
| t <sub>areset</sub>      | Minimum pulse width on the areset signal   | 10  | _   |                    | ns   |

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled

| rx_reset      | i |  |  |
|---------------|---|--|--|
| rx_dpa_locked |   |  |  |
|               |   |  |  |

Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard           | Training Pattern    | Number of Data<br>Transitions in One<br>Repetition of the<br>Training Pattern | Number of<br>Repetitions per 256<br>Data Transitions <sup>(4)</sup> | Maximum              |
|--------------------|---------------------|---|---|----------------------|
| SPI-4              | 0000000001111111111 | 2   | 128   | 640 data transitions |
| Parallel Rapid I/O | 00001111            | 2   | 128   | 640 data transitions |
|                    | 10010000            | 4   | 64  | 640 data transitions |
| Miscellaneous      | 10101010            | 8   | 32  | 640 data transitions |
| Wiscenardous       | 01010101            | 8   | 32  | 640 data transitions |

#### Notes to Table 37:

(1) The DPA lock time is for one channel.

(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.

(3) The DPA lock time stated in this table applies to both commercial and industrial grade.

(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps.





Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

| Symbol                            | Parameter   | Minimum   | Maximum              | Units |
|-----------------------------------|---|---|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2   | _                    | μS    |
| t <sub>STATUS</sub>               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | _                    | μS    |
| t <sub>ST2CK</sub> <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | μS    |
| t <sub>DSU</sub>                  | DATA [] setup time before rising edge on DCLK     | 5.5   |                      | ns    |
| t <sub>DH</sub>                   | DATA [] hold time after rising edge on DCLK       | N-1/f <sub>DCLK</sub> <sup>(5)</sup>                |                      | S     |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45 	imes 1/f_{MAX}$                              |                      | S     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45\times1/f_{MAX}$                               |                      | S     |
| t <sub>CLK</sub>                  | DCLK period                                       | 1/f <sub>MAX</sub>                                  |                      | S     |
| f                                 | DCLK frequency (FPP ×8/×16)                       | —   | 125                  | MHz   |
| f <sub>MAX</sub>                  | DCLK frequency (FPP ×32)                          | —   | 100                  | MHz   |
| t <sub>R</sub>                    | Input rise time                                   | —   | 40                   | ns    |
| t <sub>F</sub>                    | Input fall time                                   | —   | 40                   | ns    |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode <sup>(3)</sup>        | 175   | 437                  | μS    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum<br>DCLK period                          | _                    | _     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU}$ + (8576 × CLKUSR period) <sup>(4)</sup> | _                    | _     |

#### Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the  ${\tt DCLK}\mbox{-to-DATA}$  ratio and  $f_{{\tt DCLK}}$  is the  ${\tt DCLK}$  frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol                            | Parameter   | Minimum   | Maximum              | Units |
|-----------------------------------|---|---|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2   | —                    | μS    |
| t <sub>status</sub>               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(1)</sup> | μS    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5)            | nCONFIG high to first rising edge on DCLK         | 1,506   | —                    | μS    |
| t <sub>ST2CK</sub> <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | μS    |
| t <sub>DSU</sub>                  | DATA[] setup time before rising edge on DCLK      | 5.5   | —                    | ns    |
| t <sub>DH</sub>                   | DATA[] hold time after rising edge on DCLK        | 0   | —                    | ns    |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45\times 1/f_{MAX}$                              | —                    | S     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45\times 1/f_{MAX}$                              | —                    | S     |
| t <sub>CLK</sub>                  | DCLK period                                       | 1/f <sub>MAX</sub>                                  | —                    | S     |
| f <sub>MAX</sub>                  | DCLK frequency                                    | —   | 125                  | MHz   |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode $(3)$                 | 175   | 437                  | μS    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum<br>DCLK period                          | _                    | _     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU}$ + (8576 × CLKUSR period) <sup>(4)</sup> | _                    | _     |

#### Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

## Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. Initialization Clock Source Option and the Maximu | m Frequency |
|---|-------------|
|---|-------------|

| Initialization Clock<br>Source | Configuration Schemes      | Maximum<br>Frequency | Minimum Number of Clock<br>Cycles <sup>(1)</sup> |
|--------------------------------|----------------------------|----------------------|--|
| Internal Oscillator            | AS, PS, FPP                | 12.5 MHz             |  |
| CLKUSR                         | AS, PS, FPP <sup>(2)</sup> | 125 MHz              | 8576   |
| DCLK                           | PS, FPP                    | 125 MHz              |  |

## Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

| Parameter | Available | Min                  | Fast Model Slow Model |            |       |       |       |       |       |             |       |      |
|-----------|-----------|----------------------|-----------------------|------------|-------|-------|-------|-------|-------|-------------|-------|------|
| (1)       | Settings  | <b>Offset</b><br>(2) | Industrial            | Commercial | C1    | C2    | C3    | C4    | 12    | 13,<br>13YY | 14    | Unit |
| D3        | 8         | 0                    | 1.587                 | 1.699      | 2.793 | 2.793 | 2.992 | 3.192 | 2.811 | 3.047       | 3.257 | ns   |
| D4        | 64        | 0                    | 0.464                 | 0.492      | 0.838 | 0.838 | 0.924 | 1.011 | 0.843 | 0.920       | 1.006 | ns   |
| D5        | 64        | 0                    | 0.464                 | 0.493      | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D6        | 32        | 0                    | 0.229                 | 0.244      | 0.415 | 0.415 | 0.458 | 0.503 | 0.418 | 0.456       | 0.499 | ns   |

#### Notes to Table 58:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

## **Programmable Output Buffer Delay**

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

| Table 55. Flugiallillable Uulput Duffel Delay für Stratix V Devices' | Table 59. | ). Programmable Output Buffer Delay for | r Stratix V Devices († |
|--|-----------|---|------------------------|
|--|-----------|---|------------------------|

| Symbol              | Parameter                           | Typical     | Unit |
|---------------------|-------------------------------------|-------------|------|
| D <sub>OUTBUF</sub> | Rising and/or falling edge<br>delay | 0 (default) | ps   |
|                     |                                     | 25          | ps   |
|                     |                                     | 50          | ps   |
|                     |                                     | 75          | ps   |

Note to Table 59:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

## Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

| Letter | Subject              | Definitions   |  |
|--------|----------------------|---|--|
| Α      |                      |   |  |
| В      | —                    | —   |  |
| С      |                      |   |  |
| D      | _                    | _   |  |
| E      | —                    | —   |  |
| F      | f <sub>HSCLK</sub>   | Left and right PLL input clock frequency.   |  |
|        | f <sub>HSDR</sub>    | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. |  |
|        | f <sub>hsdrdpa</sub> | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.  |  |

| Letter | Subject              | Definitions  |  |
|--------|----------------------|--|--|
| V      | V <sub>CM(DC)</sub>  | DC common mode input voltage.  |  |
|        | V <sub>ICM</sub>     | Input common mode voltage—The common mode of the differential signal at the receiver.  |  |
|        | V <sub>ID</sub>      | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |  |
|        | V <sub>DIF(AC)</sub> | AC differential input voltage—Minimum AC input differential voltage required for switching.  |  |
|        | V <sub>DIF(DC)</sub> | DC differential input voltage— Minimum DC input differential voltage required for switching.   |  |
|        | V <sub>IH</sub>      | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.  |  |
|        | V <sub>IH(AC)</sub>  | High-level AC input voltage  |  |
|        | V <sub>IH(DC)</sub>  | High-level DC input voltage  |  |
|        | V <sub>IL</sub>      | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.  |  |
|        | V <sub>IL(AC)</sub>  | Low-level AC input voltage   |  |
|        | V <sub>IL(DC)</sub>  | Low-level DC input voltage   |  |
|        | V <sub>OCM</sub>     | Output common mode voltage—The common mode of the differential signal at the transmitter.  |  |
|        | V <sub>OD</sub>      | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |  |
|        | V <sub>SWING</sub>   | Differential input voltage   |  |
|        | V <sub>X</sub>       | Input differential cross point voltage   |  |
|        | V <sub>OX</sub>      | Output differential cross point voltage  |  |
| W      | W                    | High-speed I/O block—clock boost factor  |  |
| X      |                      |  |  |
| Y      | _                    | _  |  |
| Z      |                      |  |  |

## Table 60. Glossary (Part 4 of 4)