



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 359200 |
| Number of Logic Elements/Cells | 952000 |
| Total RAM Bits | 53248000 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1760-BBGA, FCBGA |
| Supplier Device Package | 1760-HBGA (45x45) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxebbr1h43c2l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 6 Electrical Characteristics

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|--------|-------------------------|--------------|--------------------|-----|--------------------|------|
| t | Power supply ramp time | Standard POR | 200 μs | _ | 100 ms | _ |
| LRAMP | Fower supply rainp line | Fast POR | 200 μs | _ | 4 ms | _ |

Notes to Table 6:

- (1) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V_{CCBAT}. Stratix V devices will not exit POR if V_{CCBAT} stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|---|------------|------------------------|---------|------------------------|------|
| V _{CCA_GXBL} | Transceiver channel PLL power supply (left | GX, GS, GT | 2.85 | 3.0 | 3.15 | V |
| (1), (3) | side) | ७४, ७७, ७१ | 2.375 | 2.5 | 2.625 | V |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right | GX, GS | 2.85 | 3.0 | 3.15 | V |
| $(1), (\overline{3})$ | side) | রম, রহ | 2.375 | 2.5 | 2.625 | V |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | 2.85 | 3.0 | 3.15 | V |
| | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V_{CCHIP_R} | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBL} | Receiver analog power supply (left side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | Treceiver arialog power supply (left side) | un, us, ui | 0.97 | 1.0 | 1.03 | v |
| | | | 1.03 | 1.05 | 1.07 | |

Electrical Characteristics Page 9

I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

Table 9. I/O Pin Leakage Current for Stratix V Devices (1)

| Symbol | Description | Conditions | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I | Input pin | $V_I = 0 V to V_{CCIOMAX}$ | -30 | _ | 30 | μΑ |
| I _{OZ} | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 | _ | 30 | μΑ |

Note to Table 9:

(1) If $V_0 = V_{CCIO}$ to $V_{CCIOMax}$, 100 μA of leakage current per I/O is expected.

Bus Hold Specifications

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

| | | | | | | | V | CIO | | | | | |
|-------------------------------|-------------------|--|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter | Symbol | Conditions | 1.2 | 2 V | 1.9 | 5 V | 1.8 | B V | 2. | 5 V | 3.0 | V | Unit |
| | | | Min | Max | |
| Low sustaining current | I _{SUSL} | V _{IN} > V _{IL} (maximum) | 22.5 | _ | 25.0 | _ | 30.0 | _ | 50.0 | _ | 70.0 | _ | μА |
| High sustaining current | I _{SUSH} | V _{IN} < V _{IH} (minimum) | -22.5 | _ | -25.0 | _ | -30.0 | _ | -50.0 | — | -70.0 | _ | μА |
| Low overdrive current | I _{ODL} | 0V < V _{IN} < V _{CCIO} | _ | 120 | _ | 160 | _ | 200 | _ | 300 | _ | 500 | μА |
| High overdrive current | I _{ODH} | 0V < V _{IN} < V _{CCIO} | _ | -120 | _ | -160 | _ | -200 | _ | -300 | _ | -500 | μА |
| Bus-hold trip point | V _{TRIP} | _ | 0.45 | 0.95 | 0.50 | 1.00 | 0.68 | 1.07 | 0.70 | 1.70 | 0.80 | 2.00 | V |

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 1 of 2)

| | | | | Calibratio | n Accuracy | | |
|---------------------|---|--|------------|------------|----------------|-------|------|
| Symbol | Description | Conditions | C 1 | C2,I2 | C3,I3, I3YY | C4,I4 | Unit |
| 25-Ω R _S | Internal series termination with calibration (25- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

| | | | | Calibratio | n Accuracy | | |
|--|--|--|------------|------------|----------------|------------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3,I3, I3YY | C4,I4 | Unit |
| 50-Ω R _S | Internal series termination with calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ R_S | Internal series termination with calibration (34- Ω and 40- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 48 - Ω , 60 - Ω , 80 - Ω , and 240 - Ω R _S | Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting) | V _{CCIO} = 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 50-Ω R _T | Internal parallel termination with calibration (50-Ω setting) | V _{CCIO} = 2.5, 1.8, 1.5, 1.2 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 60- Ω and 120- Ω R _T | Internal parallel termination with calibration (60- Ω and 120- Ω setting) | V _{CCIO} = 1.2 | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S_left_shift} \end{array}$ | Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

| | | | Re | sistance | Tolerance | | |
|-----------------------------|--|-----------------------------------|-----|----------|-----------------|--------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 3.0 and 2.5 V | ±30 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.8 and 1.5 V | ±30 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % |

⁽¹⁾ OCT calibration accuracy is valid at the time of calibration only.

Page 18 Switching Characteristics

Switching Characteristics

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trar | sceive Grade | r Speed 2 | Tran | sceive Grade | r Speed 3 | Unit |
|--|---|-------|--|--------------|----------|-----------------|-------------------|-----------|-----------------|--------------|---------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | | | | | | | | | | | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V | PCML, | 1.4-V PCM | L, 1.5-V | | 2.5-V PCM HCSL | IL, Diffe | rential | LVPECL, L\ | DS, and |
| Sidiludius | RX reference clock pin | | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | | |
| Input Reference Clock Frequency (CMU PLL) (8) | _ | 40 | — | 710 | 40 | | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) ⁽⁸⁾ | _ | 100 | | 710 | 100 | | 710 | 100 | _ | 710 | MHz |
| Rise time | Measure at ±60 mV of differential signal ⁽²⁶⁾ | _ | _ | 400 | _ | | 400 | _ | _ | 400 | ne |
| Fall time | Measure at ±60 mV of differential signal ⁽²⁶⁾ | _ | — | 400 | _ | _ | 400 | _ | _ | 400 | ps |
| Duty cycle | _ | 45 | _ | 55 | 45 | _ | 55 | 45 | _ | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express® (PCIe®) | 30 | _ | 33 | 30 | | 33 | 30 | _ | 33 | kHz |

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | sceive Grade | r Speed e 3 | Unit |
|---|---|-----|------------------|--------------|------|------------------|--------------|------|-----------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | DC Gain Setting = 0 | | 0 | _ | _ | 0 | | _ | 0 | _ | dB |
| | DC Gain Setting = 1 | | 2 | _ | _ | 2 | | _ | 2 | _ | dB |
| Programmable DC gain | DC Gain Setting = 2 | | 4 | _ | | 4 | _ | _ | 4 | _ | dB |
| | DC Gain Setting = 3 | _ | 6 | _ | _ | 6 | _ | _ | 6 | _ | dB |
| | DC Gain Setting = 4 | _ | 8 | _ | _ | 8 | _ | _ | 8 | _ | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | _ | | | | - | 1.4-V an | ıd 1.5-V PC | ML | | | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) | _ | 600 | _ | 14100 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| | 85- Ω setting | | 85 ± 20% | _ | _ | 85 ± 20% | _ | _ | 85 ± 20% | _ | Ω |
| Differential on- | 100-Ω setting | | 100 ± 20% | _ | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | Ω |
| chip termination resistors | 120-Ω setting | _ | 120 ± 20% | _ | _ | 120 ± 20% | _ | _ | 120 ± 20% | _ | Ω |
| | 150-Ω setting | | 150 ± 20% | _ | _ | 150 ± 20% | _ | _ | 150 ± 20% | _ | Ω |
| V _{OCM} (AC coupled) | 0.65-V setting | _ | 650 | _ | _ | 650 | _ | _ | 650 | _ | mV |
| V _{OCM} (DC coupled) | _ | | 650 | _ | _ | 650 | _ | _ | 650 | _ | mV |
| Rise time (7) | 20% to 80% | 30 | _ | 160 | 30 | _ | 160 | 30 | _ | 160 | ps |
| Fall time ⁽⁷⁾ | 80% to 20% | 30 | _ | 160 | 30 | _ | 160 | 30 | | 160 | ps |
| Intra-differential pair skew | Tx V _{CM} = 0.5 V and slew rate of 15 ps | _ | _ | 15 | _ | _ | 15 | _ | _ | 15 | ps |
| Intra-transceiver block transmitter channel-to- channel skew | x6 PMA bonded mode | _ | _ | 120 | _ | _ | 120 | _ | _ | 120 | ps |

Page 26 Switching Characteristics

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

| Made (2) | Transceiver | PMA Width | 20 | 20 | 16 | 16 | 10 | 10 | 8 | 8 |
|---------------------|-------------|--|---------|---------|---------|---------|-----|-----|------|------|
| Mode ⁽²⁾ | Speed Grade | PCS/Core Width | 40 | 20 | 32 | 16 | 20 | 10 | 16 | 8 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.5 | 5.8 | 5.2 | 4.72 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.5 | 5.8 | 5.2 | 4.72 |
| | 2 | C3, I3, I3L core speed grade | 9.8 | 9.0 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| FIFO | | C1, C2, C2L, I2, I2L core speed grade | 8.5 | 8.5 | 8.5 | 8.5 | 6.5 | 5.8 | 5.2 | 4.72 |
| | 3 | I3YY core speed grade | 10.3125 | 10.3125 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| | 3 | C3, I3, I3L core speed grade | 8.5 | 8.5 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| | | C4, I4 core speed grade | 8.5 | 8.2 | 7.04 | 6.56 | 4.8 | 4.2 | 3.84 | 3.44 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 2 | C3, I3, I3L core speed grade | 9.8 | 9.0 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| Register | | C1, C2, C2L, I2, I2L core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 3 | I3YY core speed grade | 10.3125 | 10.3125 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| | | C3, I3, I3L core speed grade | 8.5 | 8.5 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| | | C4, I4 core speed grade | 8.5 | 8.2 | 7.04 | 6.56 | 4.4 | 4.1 | 3.52 | 3.28 |

Notes to Table 25:

⁽¹⁾ The maximum data rate is in Gbps.

⁽²⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

⁽³⁾ The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Page 30 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) $^{(1)}$

| Symbol/ | Conditions | 5 | Transceive Speed Grade | | | Transceive peed Grade | | Unit | |
|--|--|--|---------------------------|--------------|--------------------------|--------------------------|--------------|-----------|--|
| Description | | Min | Тур | Max | Min | Тур | Max | 5 | |
| Reference Clock | l | | <u>I</u> | U. | | | <u>I</u> | <u>I</u> | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | 1L, 1.4-V PC | ML, 1.5-V P(| CML, 2.5-V I and HCSL | PCML, Diffe | rential LVPE | ECL, LVDS | |
| otandardo | RX reference clock pin | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | MHz | |
| Input Reference Clock Frequency (ATX PLL) (6) | _ | 100 | _ | 710 | 100 | _ | 710 | MHz | |
| Rise time | 20% to 80% | _ | _ | 400 | _ | _ | 400 | | |
| Fall time | 80% to 20% | _ | _ | 400 | _ | <u> </u> | 400 | ps | |
| Duty cycle | _ | 45 | _ | 55 | 45 | _ | 55 | % | |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz | |
| Spread-spectrum downspread | PCle | | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | % | |
| On-chip termination resistors (19) | _ | _ | 100 | _ | _ | 100 | _ | Ω | |
| Absolute V _{MAX} (3) | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | V | |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | | |
| Absolute V _{MIN} | _ | -0.4 | _ | _ | -0.4 | | _ | V | |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | mV | |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | | 1050/1000 | 2) | 1 | 050/1000 | 2) | mV | |
| | RX reference clock pin | 1 | .0/0.9/0.85 | (22) | 1. | 0/0.9/0.85 | (22) | V | |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | mV | |

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5) $^{(1)}$

| Symbol/ | Conditions | | Transceiver Speed Grade | | | Transceive peed Grade | | Unit |
|---|----------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Differential on-chip termination resistors (7) | GT channels | _ | 100 | _ | _ | 100 | _ | Ω |
| | 85-Ω setting | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | Ω |
| Differential on-chip termination resistors | 100-Ω setting | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | Ω |
| for GX channels (19) | 120-Ω setting | _ | 120 ± 30% | _ | _ | 120 ± 30% | _ | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | Ω |
| V _{ICM} (AC coupled) | GT channels | _ | 650 | _ | _ | 650 | _ | mV |
| | VCCR_GXB = 0.85 V or 0.9 V | _ | 600 | _ | _ | 600 | _ | mV |
| VICM (AC and DC coupled) for GX Channels | VCCR_GXB = 1.0 V full bandwidth | _ | 700 | _ | _ | 700 | _ | mV |
| | VCCR_GXB = 1.0 V half bandwidth | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽⁹⁾ | _ | _ | _ | 10 | _ | _ | 10 | μs |
| t _{LTD} ⁽¹⁰⁾ | _ | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTD_manual} (11) | | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTR_LTD_manual} (12) | | 15 | _ | _ | 15 | _ | _ | μs |
| Run Length | GT channels | _ | _ | 72 | _ | _ | 72 | CID |
| nuii Leiigiii | GX channels | | | | (8) | | | |
| CDR PPM | GT channels | _ | _ | 1000 | _ | _ | 1000 | ± PPM |
| ODITITIVI | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | _ | 14 | _ | _ | 14 | dB |
| equalization (AC Gain) ⁽⁵⁾ | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | _ | 7.5 | _ | | 7.5 | dB |
| DC gain ⁽⁶⁾ | GX channels | | | | (8) | | | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | | 100 | _ | _ | 100 | _ | Ω |
| Transmitter | · ' | | • | | | • | • | |
| Supported I/O Standards | _ | | | 1.4-V | and 1.5-V F | PCML | | |
| Data rate (Standard PCS) | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) | GX channels | 600 | _ | 12,500 | 600 | | 12,500 | Mbps |

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/ Description Conditions | | Transceiver Speed Grade 2 | | | T Sp | Unit | | |
|--------------------------------|---|------------------------------|-----|-----|---------|------|-----|----|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} (14) | _ | _ | _ | 10 | _ | _ | 10 | μs |

Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t_{LTB} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Page 36 Switching Characteristics

Figure 4 shows the differential transmitter output waveform.

Figure 4. Differential Transmitter/Receiver Output/Input Waveform




Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Page 38 Switching Characteristics

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

| | Performance | | | | | | | |
|------------------------------|--------------------------|--------------------------|--------|------|--|--|--|--|
| Symbol | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 | Unit | | | | |
| Global and Regional Clock | 717 | 650 | 580 | MHz | | | | |
| Periphery Clock | 550 | 500 | 500 | MHz | | | | |

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

Switching Characteristics Page 39

PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100° C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------------------|--|-----|-----|--------------------|------|
| | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades) | 5 | _ | 800 (1) | MHz |
| f _{IN} | Input clock frequency (C3, I3, I3L, and I3YY speed grades) | 5 | _ | 800 (1) | MHz |
| | Input clock frequency (C4, I4 speed grades) | 5 | _ | 650 ⁽¹⁾ | MHz |
| INPFD | Input frequency to the PFD | 5 | _ | 325 | MHz |
| FINPFD | Fractional Input clock frequency to the PFD | 50 | _ | 160 | MHz |
| | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades) | 600 | _ | 1600 | MHz |
| f _{vco} ⁽⁹⁾ | PLL VCO operating range (C3, I3, I3L, I3YY speed grades) | 600 | _ | 1600 | MHz |
| | PLL VCO operating range (C4, I4 speed grades) | 600 | _ | 1300 | MHz |
| EINDUTY | Input clock or external feedback clock input duty cycle | 40 | _ | 60 | % |
| | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 717 (2) | MHz |
| Гоит | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades) | _ | _ | 650 ⁽²⁾ | MHz |
| | Output frequency for an internal global or regional clock (C4, I4 speed grades) | _ | _ | 580 ⁽²⁾ | MHz |
| | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 800 (2) | MHz |
| f _{OUT_EXT} | Output frequency for an external clock output (C3, I3, I3L speed grades) | _ | _ | 667 (2) | MHz |
| | Output frequency for an external clock output (C4, I4 speed grades) | _ | _ | 553 ⁽²⁾ | MHz |
| t _{оитриту} | Duty cycle for a dedicated external clock output (when set to 50%) | 45 | 50 | 55 | % |
| FCOMP | External feedback clock compensation time | _ | | 10 | ns |
| DYCONFIGCLK | Dynamic Configuration Clock used for mgmt_clk and scanclk | _ | _ | 100 | MHz |
| Lock | Time required to lock from the end-of-device configuration or deassertion of areset | _ | _ | 1 | ms |
| DLOCK | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _ | _ | 1 | ms |
| | PLL closed-loop low bandwidth | | 0.3 | | MHz |
| : CLBW | PLL closed-loop medium bandwidth | | 1.5 | | MHz |
| | PLL closed-loop high bandwidth (7) | _ | 4 | _ | MHz |
| PLL_PSERR | Accuracy of PLL phase shift | | _ | ±50 | ps |
| ARESET | Minimum pulse width on the areset signal | 10 | _ | _ | ns |

Switching Characteristics Page 43

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)

| | | Resour | ces Used | | | Pe | erforman | ce | | | |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit |
| | Single-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port with the read-during-write option set to Old Data , all supported widths | 0 | 1 | 525 | 525 | 455 | 400 | 525 | 455 | 400 | MHz |
| M20K Block | Simple dual-port with ECC enabled, 512 × 32 | 0 | 1 | 450 | 450 | 400 | 350 | 450 | 400 | 350 | MHz |
| | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32 | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |
| | True dual port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | ROM, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |

Notes to Table 33:

Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

Table 34. Internal Temperature Sensing Diode Specification

| Tei | mperature Range | Accuracy | Offset Calibrated Option | Sampling Rate | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|------|--------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40° | °C to 100°C | ±8°C | No | 1 MHz, 500 KHz | < 100 ms | 8 bits | 8 bits |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description | Min | Тур | Max | Unit |
|--|-------|-------|-------|------|
| I _{bias} , diode source current | 8 | _ | 200 | μΑ |
| V _{bias,} voltage across diode | 0.3 | _ | 0.9 | V |
| Series resistance | _ | _ | <1 | Ω |
| Diode ideality factor | 1.006 | 1.008 | 1.010 | _ |

⁽¹⁾ To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

⁽²⁾ When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX}.

⁽³⁾ The F_{MAX} specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Page 46 Switching Characteristics

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 3 of 4)

| | | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY | | C4,I4 | 4 | |
|---------------------------------------|---|-----|-----|------|-----|--------|--------|-----|---------|---------|-----|-------|------|------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| t _{DUTY} | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | % |
| | True Differential I/O Standards | _ | _ | 160 | _ | _ | 160 | _ | _ | 200 | _ | _ | 200 | ps |
| t _{RISE} & t _{FALL} | Emulated Differential I/O Standards with three external output resistor networks | _ | | 250 | _ | _ | 250 | _ | | 250 | _ | | 300 | ps |
| | True Differential I/O Standards | _ | _ | 150 | _ | | 150 | | _ | 150 | | _ | 150 | ps |
| TCCS | Emulated Differential I/O Standards | _ | _ | 300 | _ | _ | 300 | _ | | 300 | _ | | 300 | ps |
| Receiver | | | | | | | | | | | | | | |
| | SERDES factor J = 3 to 10 (11), (12), (13), (14), (15), (16) | 150 | _ | 1434 | 150 | _ | 1434 | 150 | _ | 1250 | 150 | _ | 1050 | Mbps |
| True Differential I/O Standards | SERDES factor J ≥ 4 LVDS RX with DPA (12), (14), (15), (16) | 150 | _ | 1600 | 150 | _ | 1600 | 150 | _ | 1600 | 150 | _ | 1250 | Mbps |
| - f _{HSDRDPA} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | (6) | _ | (7) | Mbps |

Page 50 Switching Characteristics

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 2 of 2)

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C4,I4 | 8 | 16 | ps |

Notes to Table 40:

- (1) The typical value equals the average of the minimum and maximum values.
- (2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10 ps) ± 20 ps] = 725 ps ± 20 ps.

Table 41 lists the DQS phase shift error for Stratix V devices.

Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Stratix V Devices (1)

| Number of DQS Delay Buffers | C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|--------------------------------|-----|------------------|-------------------|-------|------|
| 1 | 28 | 28 | 30 | 32 | ps |
| 2 | 56 | 56 | 60 | 64 | ps |
| 3 | 84 | 84 | 90 | 96 | ps |
| 4 | 112 | 112 | 120 | 128 | ps |

Notes to Table 41:

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 1 of 2) (2), (3)

| Clock Network | Parameter | Symbol | C1 | | C2, C2L, I2, I2L | | C3, I3, I3L, I3YY | | C4,I4 | | Unit |
|------------------|------------------------------|------------------------|-----------------|-----|------------------|-----|----------------------|------|-------|------|------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| | Clock period jitter | t _{JIT(per)} | -50 | 50 | -50 | 50 | -55 | 55 | -55 | 55 | ps |
| Regional | Cycle-to-cycle period jitter | t _{JIT(cc)} | -100 | 100 | -100 | 100 | -110 | 110 | -110 | 110 | ps |
| | Duty cycle jitter | $t_{JIT(duty)}$ | -50 | 50 | -50 | 50 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| | Clock period jitter | t _{JIT(per)} | -75 | 75 | - 75 | 75 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| Global | Cycle-to-cycle period jitter | t _{JIT(cc)} | -150 | 150 | -150 | 150 | -165 | 165 | -165 | 165 | ps |
| | Duty cycle jitter | t _{JIT(duty)} | - 75 | 75 | - 75 | 75 | -90 | 90 | -90 | 90 | ps |

⁽¹⁾ This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a −2 speed grade is ±78 ps or ±39 ps.

Configuration Specification Page 53

| Table 46. | JTAG Timino | Parameters ar | nd Values | for Stratix V Devices |
|-----------|-------------|---------------|-----------|-----------------------|
|-----------|-------------|---------------|-----------|-----------------------|

| Symbol | Description | Min | Max | Unit |
|-------------------|--|-----|-------------------|------|
| t _{JPH} | JTAG port hold time | 5 | _ | ns |
| t _{JPCO} | JTAG port clock to output | _ | 11 ⁽¹⁾ | ns |
| t _{JPZX} | JTAG port high impedance to valid output | _ | 14 ⁽¹⁾ | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | _ | 14 ⁽¹⁾ | ns |

Notes to Table 46:

- (1) A 1 ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, t_{JPCO} = 12 ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

Raw Binary File Size

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |
|--------------|--------|------------------------------|--------------------------------|---------------------------------|
| | 5SGXA3 | H35, F40, F35 ⁽²⁾ | 213,798,880 | 562,392 |
| | | H29, F35 ⁽³⁾ | 137,598,880 | 564,504 |
| | 5SGXA4 | _ | 213,798,880 | 563,672 |
| | 5SGXA5 | _ | 269,979,008 | 562,392 |
| | 5SGXA7 | _ | 269,979,008 | 562,392 |
| Stratix V GX | 5SGXA9 | _ | 342,742,976 | 700,888 |
| | 5SGXAB | _ | 342,742,976 | 700,888 |
| | 5SGXB5 | _ | 270,528,640 | 584,344 |
| | 5SGXB6 | _ | 270,528,640 | 584,344 |
| | 5SGXB9 | _ | 342,742,976 | 700,888 |
| | 5SGXBB | _ | 342,742,976 | 700,888 |
| Ctuativ V CT | 5SGTC5 | _ | 269,979,008 | 562,392 |
| Stratix V GT | 5SGTC7 | _ | 269,979,008 | 562,392 |
| | 5SGSD3 | _ | 137,598,880 | 564,504 |
| | 5SGSD4 | F1517 | 213,798,880 | 563,672 |
| Ctrativ V CC | | _ | 137,598,880 | 564,504 |
| Stratix V GS | 5SGSD5 | _ | 213,798,880 | 563,672 |
| | 5SGSD6 | _ | 293,441,888 | 565,528 |
| | 5SGSD8 | _ | 293,441,888 | 565,528 |

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol | Parameter | Minimum | Maximum | Units |
|------------------------|---|--|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nstatus low pulse width | 268 | 1,506 ⁽²⁾ | μ\$ |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | _ | 1,506 ⁽³⁾ | μ\$ |
| t _{CF2CK} (6) | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μ\$ |
| t _{ST2CK} (6) | nSTATUS high to first rising edge of DCLK | 2 | _ | μ\$ |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f | DCLK frequency (FPP ×8/×16) | _ | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | _ | 100 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (4) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum | | |
| | | DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽⁵⁾ | _ | _ |

Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Page 60 Configuration Specification

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

Table 51. FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1 $^{(1)}$

| Symbol | Parameter | Minimum | Maximum | Units |
|------------------------|---|--|----------------------|-------|
| t _{CF2CD} | nconfig low to conf_done low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nstatus low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nconfig high to nstatus high | _ | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} (5) | nconfig high to first rising edge on DCLK | 1,506 | _ | μS |
| t _{ST2CK} (5) | nstatus high to first rising edge of DCLK | 2 | _ | μS |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | N-1/f _{DCLK} ⁽⁵⁾ | _ | S |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f | DCLK frequency (FPP ×8/×16) | _ | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | _ | 100 | MHz |
| t _R | Input rise time | _ | 40 | ns |
| t _F | Input fall time | _ | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nconfig or nstatus low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.
- (6) If nstatus is monitored, follow the t_{status} specification. If nstatus is not monitored, follow the t_{cfack} specification.

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter | Subject | Definitions |
|------------------|-------------------------------|--|
| G | | |
| Н | _ | - |
| 1 | | |
| J | JTAG Timing Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS TDI TCK TJPSU TJ |
| K L M N | _ | |
| P | PLL Specifications | Diagram of PLL Specifications (1) CLKOUT Pins Four Core Clock Reconfigurable in User Mode External Feedback Note: (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs. |
| Q | _ | - |
| R | R _L | Receiver differential input discrete resistor (external to the Stratix V device). |
| | _ <u>-</u> | 1 |

Page 68 Glossary

Table 60. Glossary (Part 4 of 4)

| Letter | Subject | Definitions |
|--------|------------------------|--|
| | V _{CM(DC)} | DC common mode input voltage. |
| | V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| | V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| | V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| | V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| | V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| | V _{IH(AC)} | High-level AC input voltage |
| | V _{IH(DC)} | High-level DC input voltage |
| V | V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| | V _{IL(AC)} | Low-level AC input voltage |
| | V _{IL(DC)} | Low-level DC input voltage |
| | V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| | V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| | V _{SWING} | Differential input voltage |
| | V _X | Input differential cross point voltage |
| | V _{OX} | Output differential cross point voltage |
| W | W | High-speed I/O block—clock boost factor |
| Х | | |
| Υ | | _ |
| Z | | |