



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 128300 |
| Number of Logic Elements/Cells | 340000 |
| Total RAM Bits | 19456000 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.93V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 780-BBGA, FCBGA |
| Supplier Device Package | 780-HBGA (33x33) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxma3e2h29c1n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard | V _{IL(D(} | ; ₎ (V) | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{ol} (mA) | l _{oh} |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | I _{OI} (IIIA) | (mA) |
| HSTL-18 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCIO} | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCIO} | 16 | -16 |
| HSUL-12 | _ | V _{REF} – 0.13 | V _{REF} + 0.13 | _ | V _{REF} – 0.22 | V _{REF} + 0.22 | 0.1* V _{CCIO} | 0.9* V _{CCIO} | _ | |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard | | V _{CCIO} (V) | | V _{SWIN} | _{G(DC)} (V) | | V _{X(AC)} (V) | | V _{SWING(AC)} (V) | | |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--|---|--|
| I/O Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max | |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.2 | _ | V _{CCIO} /2 + 0.2 | 0.62 | V _{CCIO} + 0.6 | |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.175 | _ | V _{CCIO} /2 + 0.175 | 0.5 | V _{CCIO} + 0.6 | |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | _ | V _{CCIO} /2 + 0.15 | 0.35 | _ | |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | 2(V _{IL(AC)} - V _{REF}) | |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ | |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | _ | V _{REF} -0.15 | V _{CCIO} /2 | V _{REF} + 0.15 | -0.30 | 0.30 | |

Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O | | V _{CCIO} (V) | | V _{DIF(} | _{DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V |) | V _{DIF(} | _(C) (V) |
|------------------------|-------|-----------------------|-------|-------------------|--------------------|------|------------------------|------|------|------------------------|------|-------------------|--------------------|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | | 0.68 | _ | 0.9 | 0.68 | | 0.9 | 0.4 | _ |

⁽¹⁾ The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)})$ and $V_{IL(DC)})$.

Page 16 Electrical Characteristics

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

| I/O | | V _{CCIO} (V) | | V _{DIF(I} | _{DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V |) | V _{DIF(} | ^{/C)} (A) |
|------------------------|------|-----------------------|------|--------------------|-------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|-------------------|-----------------------------|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCIO} + 0.3 | _ | 0.5* V _{CCIO} | _ | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.3 | V _{CCIO} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | 0.5*V _{CCIO} - 0.12 | 0.5* V _{CCIO} | 0.5*V _{CCIO} + 0.12 | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.44 | 0.44 |

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O | Vc | _{CIO} (V) | (10) | | V _{ID} (mV) ⁽⁸⁾ | | | $V_{ICM(DC)}$ (V) | | Vo | D (V) (| 6) | V | _{OCM} (V) | (6) |
|------------------------------|-------|--------------------|-------|-----|-------------------------------------|-----|------|--------------------------------|-------|-------|---------|-----|-------|--------------------|-------|
| Standard | Min | Тур | Max | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| PCML | Trar | nsmitte | | | | | | of the high-s I/O pin speci | | | | | | | . For |
| 2.5 V | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = | _ | 0.05 | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | | 0.6 | 1.125 | 1.25 | 1.375 |
| LVDS (1) | 2.373 | 2.3 | 2.023 | 100 | 1.25 V | | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (5) | 2.375 | 2.5 | 2.625 | 100 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | _ |
| RSDS (HIO) ⁽²⁾ | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | _ | 0.3 | _ | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini- LVDS (HIO) (3) | 2.375 | 2.5 | 2.625 | 200 | _ | 600 | 0.4 | _ | 1.325 | 0.25 | _ | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL (4 | _ | _ | _ | 300 | _ | _ | 0.6 | D _{MAX} ≤ 700 Mbps | 1.8 | _ | _ | _ | _ | _ | _ |
|), (9) | _ | _ | _ | 300 | _ | _ | 1 | D _{MAX} > 700 Mbps | 1.6 | _ | _ | _ | _ | _ | _ |

Notes to Table 22:

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.
- (6) RL range: $90 \le RL \le 110 \Omega$.
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 $\rm V.$

Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus[®] II PowerPlay Power Analyzer feature.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 4 of 7)

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | | Trai | nsceive Grade | r Speed 3 | Unit |
|---|--|-----|------------------|--------------|------|------------------|-----|------|------------------|--------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | 85– Ω setting | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | Ω |
| Differential on- | 100–Ω setting | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | Ω |
| chip termination resistors (21) | 120–Ω setting | _ | 120 ± 30% | | _ | 120 ± 30% | | _ | 120 ± 30% | _ | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | Ω |
| | V _{CCR_GXB} = 0.85 V or 0.9 V full bandwidth | _ | 600 | _ | _ | 600 | _ | _ | 600 | _ | mV |
| V _{ICM} (AC and DC coupled) | $\begin{array}{c} V_{CCR_GXB} = \\ 0.85 \text{ V or } 0.9 \\ \text{V} \\ \text{half} \\ \text{bandwidth} \end{array}$ | _ | 600 | _ | _ | 600 | _ | _ | 600 | _ | mV |
| coupleu) | V _{CCR_GXB} = 1.0 V/1.05 V full bandwidth | _ | 700 | _ | _ | 700 | _ | _ | 700 | _ | mV |
| | V _{CCR_GXB} = 1.0 V half bandwidth | _ | 750 | _ | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} (11) | _ | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs |
| t _{LTD} (12) | _ | 4 | _ | | 4 | | | 4 | | _ | μs |
| t _{LTD_manual} (13) | _ | 4 | _ | | 4 | _ | | 4 | _ | | μs |
| t _{LTR_LTD_manual} (14) | _ | 15 | _ | _ | 15 | | _ | 15 | | _ | μs |
| Run Length | _ | | _ | 200 | | _ | 200 | _ | | 200 | UI |
| Programmable equalization (AC Gain) ⁽¹⁰⁾ | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | _ | _ | 16 | _ | _ | 16 | _ | _ | 16 | dB |

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

| | | ATX PLL | | | CMU PLL (2) |) | | fPLL | |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span |
| x1 ⁽³⁾ | 14.1 | _ | 6 | 12.5 | _ | 6 | 3.125 | _ | 3 |
| x6 ⁽³⁾ | _ | 14.1 | 6 | _ | 12.5 | 6 | _ | 3.125 | 6 |
| x6 PLL Feedback ⁽⁴⁾ | _ | 14.1 | Side- wide | _ | 12.5 | Side- wide | _ | _ | _ |
| xN (PCIe) | _ | 8.0 | 8 | _ | 5.0 | 8 | _ | _ | _ |
| xN (Native PHY IP) | 8.0 | 8.0 | Up to 13 channels above and below PLL | 7.99 | 7.99 | Up to 13 channels above | 3.125 | 3.125 | Up to 13 channels above |
| XIV (IVALIVE PRY IP) | _ | 8.01 to 9.8304 | Up to 7 channels above and below PLL | 7.99 | 7.99 | and below PLL | J. 125 | 3.123 | and below PLL |

Notes to Table 24:

⁽¹⁾ Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

⁽²⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽³⁾ Channel span is within a transceiver bank.

⁽⁴⁾ Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode ⁽²⁾ | Transceiver | PMA Width | 64 | 40 | 40 | 40 | 32 | 32 |
|---------------------|-------------|--|------|-------|--------|---------|----------|-------|
| Widue (2) | Speed Grade | PCS Width | 64 | 66/67 | 50 | 40 | 64/66/67 | 32 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 14.1 | 14.1 | 10.69 | 14.1 | 13.6 | 13.6 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 12.5 | 12.5 |
| | ۷ | C3, I3, I3L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 10.88 | 10.88 |
| FIFO or Register | | C1, C2, C2L, I2, I2L core speed grade | | | | | | |
| | 3 | C3, I3, I3L core speed grade | | | 8.5 | Gbps | | |
| | 3 | C4, I4 core speed grade | | | | | | |
| | | I3YY core speed grade | | | 10.312 | 25 Gbps | | |

Notes to Table 26:

⁽¹⁾ The maximum data rate is in Gbps.

⁽²⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/ Description | Conditions | | Transceivei peed Grade | | | Transceive Deed Grade | | Unit |
|----------------------------|------------|-----|---------------------------|-----|-----|--------------------------|-----|------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} (14) | _ | _ | _ | 10 | _ | _ | 10 | μs |

Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t_{LTB} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Page 36 Switching Characteristics

Figure 4 shows the differential transmitter output waveform.

Figure 4. Differential Transmitter/Receiver Output/Input Waveform




Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

Transceiver Characterization

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Page 38 Switching Characteristics

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

| | | Performance | | |
|------------------------------|--------------------------|--------------------------|--------|------|
| Symbol | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 | Unit |
| Global and Regional Clock | 717 | 650 | 580 | MHz |
| Periphery Clock | 550 | 500 | 500 | MHz |

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100° C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------------------|--|-----|-----|--------------------|------|
| | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades) | 5 | _ | 800 (1) | MHz |
| f _{IN} | Input clock frequency (C3, I3, I3L, and I3YY speed grades) | 5 | _ | 800 (1) | MHz |
| | Input clock frequency (C4, I4 speed grades) | 5 | _ | 650 ⁽¹⁾ | MHz |
| INPFD | Input frequency to the PFD | 5 | _ | 325 | MHz |
| FINPFD | Fractional Input clock frequency to the PFD | 50 | _ | 160 | MHz |
| | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades) | 600 | _ | 1600 | MHz |
| f _{vco} ⁽⁹⁾ | PLL VCO operating range (C3, I3, I3L, I3YY speed grades) | 600 | _ | 1600 | MHz |
| | PLL VCO operating range (C4, I4 speed grades) | 600 | _ | 1300 | MHz |
| EINDUTY | Input clock or external feedback clock input duty cycle | 40 | _ | 60 | % |
| | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 717 (2) | MHz |
| Гоит | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades) | _ | _ | 650 ⁽²⁾ | MHz |
| | Output frequency for an internal global or regional clock (C4, I4 speed grades) | _ | _ | 580 ⁽²⁾ | MHz |
| | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 800 (2) | MHz |
| f _{OUT_EXT} | Output frequency for an external clock output (C3, I3, I3L speed grades) | _ | _ | 667 (2) | MHz |
| | Output frequency for an external clock output (C4, I4 speed grades) | _ | _ | 553 ⁽²⁾ | MHz |
| t _{оитриту} | Duty cycle for a dedicated external clock output (when set to 50%) | 45 | 50 | 55 | % |
| FCOMP | External feedback clock compensation time | _ | | 10 | ns |
| DYCONFIGCLK | Dynamic Configuration Clock used for mgmt_clk and scanclk | _ | _ | 100 | MHz |
| Lock | Time required to lock from the end-of-device configuration or deassertion of areset | _ | _ | 1 | ms |
| DLOCK | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _ | _ | 1 | ms |
| | PLL closed-loop low bandwidth | | 0.3 | | MHz |
| : CLBW | PLL closed-loop medium bandwidth | | 1.5 | | MHz |
| | PLL closed-loop high bandwidth (7) | _ | 4 | _ | MHz |
| PLL_PSERR | Accuracy of PLL phase shift | | _ | ±50 | ps |
| ARESET | Minimum pulse width on the areset signal | 10 | _ | _ | ns |

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)

| | | Resour | ces Used | | | Pe | erforman | ce | | | |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit |
| | Single-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port with the read-during-write option set to Old Data , all supported widths | 0 | 1 | 525 | 525 | 455 | 400 | 525 | 455 | 400 | MHz |
| M20K Block | Simple dual-port with ECC enabled, 512 × 32 | 0 | 1 | 450 | 450 | 400 | 350 | 450 | 400 | 350 | MHz |
| | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32 | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |
| | True dual port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | ROM, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |

Notes to Table 33:

Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

Table 34. Internal Temperature Sensing Diode Specification

| Tei | mperature Range | Accuracy | Offset Calibrated Option | Sampling Rate | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|------|--------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40° | °C to 100°C | ±8°C | No | 1 MHz, 500 KHz | < 100 ms | 8 bits | 8 bits |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description | Min | Тур | Max | Unit |
|--|-------|-------|-------|------|
| I _{bias} , diode source current | 8 | _ | 200 | μΑ |
| V _{bias,} voltage across diode | 0.3 | _ | 0.9 | V |
| Series resistance | _ | _ | <1 | Ω |
| Diode ideality factor | 1.006 | 1.008 | 1.010 | _ |

⁽¹⁾ To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

⁽²⁾ When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX}.

⁽³⁾ The F_{MAX} specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Page 44 Switching Characteristics

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.



The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| _ | | | | | | | | | | | | | | |
|--|---------------------------------------|-----|-----|-----|--------|--------|-----|---------|---------|------------|-----|-----|------------|-------|
| Cumbal | Conditions | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY | C4,14 | | | Unit | |
| Symbol | Conuntions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Ullit |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 (4) | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 (4) | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 (4) | 5 | | 520 | 5 | _ | 520 | 5 | | 420 | 5 | | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | | 800 | 5 | _ | 800 | 5 | | 625 (5) | 5 | | 525 (5) | MHz |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 4 of 4)

| Cumbal | Conditions | C1 | | C2, | C2L, I | 2, I2L | C3, | I3, I3I | ., I3YY | C4,I4 | | Unit | | |
|-------------------------------|--|-----|-----|-----------|--------|--------|-----------|---------|---------|-----------|-----|------|-----------|----------|
| Symbol | Conuntions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Ullit |
| | SERDES factor J = 3 to 10 | (6) | _ | (8) | (6) | | (8) | (6) | | (8) | (6) | _ | (8) | Mbps |
| f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | | (7) | (6) | | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| DPA Mode | | | | | | | | | | | | | | |
| DPA run length | _ | | _ | 1000 0 | | | 1000 0 | _ | | 1000 0 | _ | _ | 1000 0 | UI |
| Soft CDR mode | • | | | | | | | | | | | | | |
| Soft-CDR PPM tolerance | _ | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | ± PPM |
| Non DPA Mode | Non DPA Mode | | | | | | | | | | | | | |
| Sampling Window | _ | _ | _ | 300 | _ | | 300 | _ | | 300 | _ | _ | 300 | ps |

Notes to Table 36:


- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Configuration Specification Page 57

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1), (2)



Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA[] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the <code>INIT_DONE</code> pin is configured into the device, the <code>INIT_DONE</code> goes low.

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol | Parameter | Minimum | Maximum | Units |
|------------------------|---|--|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nstatus low pulse width | 268 | 1,506 ⁽²⁾ | μ\$ |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | _ | 1,506 ⁽³⁾ | μ\$ |
| t _{CF2CK} (6) | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μ\$ |
| t _{ST2CK} (6) | nSTATUS high to first rising edge of DCLK | 2 | _ | μ\$ |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f | DCLK frequency (FPP ×8/×16) | _ | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | _ | 100 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (4) | 175 | 437 | μS |
| + | GOVER DOVER high to GUVERN anabled | 4 × maximum | | |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽⁵⁾ | _ | _ |

Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Configuration Specification Page 61

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Notes to Table 52:

- This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or ${\tt CLKUSR}$ pin.
- (3) After the option bit to enable the $INIT_DONE$ pin is configured into the device, the $INIT_DONE$ goes low.

Table 53 lists the timing parameters for AS $\times 1$ and AS $\times 4$ configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices (1), (2) (Part 1 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t _{CO} | DCLK falling edge to AS_DATAO/ASDO output | _ | 2 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | _ | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | _ | ns |

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|---------------------|---|---|---------|-------|
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + (8576 \times \\ \text{CLKUSR period}) \end{array}$ | _ | _ |


Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter | Subject | Definitions |
|------------------|-------------------------------|--|
| G | | |
| Н | _ | _ |
| 1 | | |
| J | JTAG Timing Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS TDI TCK TJPSU TJ |
| K L M N | _ | |
| P | PLL Specifications | Diagram of PLL Specifications (1) CLKOUT Pins Four Core Clock Reconfigurable in User Mode External Feedback Note: (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs. |
| Q | _ | - |
| R | R _L | Receiver differential input discrete resistor (external to the Stratix V device). |
| | _ <u>-</u> | |

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

| Letter | Subject | Definitions | | | | | | |
|--------|---|--|--|--|--|--|--|--|
| | SW (sampling window) | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window (SW) 0.5 x TCCS | | | | | | |
| S | Single-ended voltage referenced I/O standard | The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: Single-Ended Voltage Referenced I/O Standard VIHACO VIHACO VILLOCO V | | | | | | |
| | t _C | High-speed receiver and transmitter input and output clock period. | | | | | | |
| | TCCS (channel- to-channel-skew) | The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table). | | | | | | |
| | | High-speed I/O block—Duty cycle on the high-speed transmitter output clock. | | | | | | |
| Т | t _{DUTY} | Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. $(TUI = 1/(receiver input clock frequency multiplication factor) = t_C/w)$ | | | | | | |
| | t _{FALL} | Signal high-to-low transition time (80-20%) | | | | | | |
| | t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input. | | | | | | |
| | t _{OUTPJ_IO} | Period jitter on the general purpose I/O driven by a PLL. | | | | | | |
| | t _{OUTPJ_DC} | Period jitter on the dedicated clock output driven by a PLL. | | | | | | |
| | t _{RISE} | Signal low-to-high transition time (20-80%) | | | | | | |
| U | _ | | | | | | | |

Page 68 Glossary

Table 60. Glossary (Part 4 of 4)

| Letter | Subject | Definitions |
|--------|------------------------|--|
| | V _{CM(DC)} | DC common mode input voltage. |
| | V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| | V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| | V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| | V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| | V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| | V _{IH(AC)} | High-level AC input voltage |
| | V _{IH(DC)} | High-level DC input voltage |
| V | V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| | V _{IL(AC)} | Low-level AC input voltage |
| | V _{IL(DC)} | Low-level DC input voltage |
| | V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| | V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| | V _{SWING} | Differential input voltage |
| | V _X | Input differential cross point voltage |
| | V _{OX} | Output differential cross point voltage |
| W | W | High-speed I/O block—clock boost factor |
| Χ | | |
| Υ | | _ |
| Z | | |