



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|------------------------------------------------------------|
| Product Status | Obsolete |
| Number of LABs/CLBs | 128300 |
| Number of Logic Elements/Cells | 340000 |
| Total RAM Bits | 19456000 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 780-BBGA, FCBGA |
| Supplier Device Package | 780-HBGA (33x33) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxma3e2h29i2l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Page 4 Electrical Characteristics

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

Table 5. Maximum Allowed Overshoot During Transitions

| Symbol | Description | Condition (V) | Overshoot Duration as % @ T _J = 100°C | Unit |
|---------|------------------|---------------|-----------------------------------------------------|------|
| | | 3.8 | 100 | % |
| | | 3.85 | 64 | % |
| | | 3.9 | 36 | % |
| | | 3.95 | 21 | % |
| Vi (AC) | AC input voltage | 4 | 12 | % |
| | | 4.05 | 7 | % |
| | | 4.1 | 4 | % |
| | | 4.15 | 2 | % |
| | | 4.2 | 1 | % |

Figure 1. Stratix V Device Overshoot Duration



Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

| | | | | Calibratio | n Accuracy | | |
|--------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|------------|------------|----------------|------------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3,I3, I3YY | C4,I4 | Unit |
| 50-Ω R _S | Internal series termination with calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ R_S | Internal series termination with calibration (34- Ω and 40- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 48 - Ω , 60 - Ω , 80 - Ω , and 240 - Ω R _S | Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting) | V _{CCIO} = 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 50-Ω R _T | Internal parallel termination with calibration (50-Ω setting) | V _{CCIO} = 2.5, 1.8, 1.5, 1.2 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 60- Ω and 120- Ω R _T | Internal parallel termination with calibration (60- Ω and 120- Ω setting) | V _{CCIO} = 1.2 | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S_left_shift} \end{array}$ | Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

| | | | Resistance Tolerance | | | | | |
|-----------------------------|------------------------------------------------------------------------|-----------------------------------|----------------------|-------|-----------------|--------|------|--|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit | |
| 25-Ω R, 50-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 3.0 and 2.5 V | ±30 | ±30 | ±40 | ±40 | % | |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.8 and 1.5 V | ±30 | ±30 | ±40 | ±40 | % | |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % | |

⁽¹⁾ OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard | V _{IL(D(} | ; ₎ (V) | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{ol} (mA) | l _{oh} |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | I _{OI} (IIIA) | (mA) |
| HSTL-18 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCIO} | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCIO} | 16 | -16 |
| HSUL-12 | _ | V _{REF} – 0.13 | V _{REF} + 0.13 | _ | V _{REF} – 0.22 | V _{REF} + 0.22 | 0.1* V _{CCIO} | 0.9* V _{CCIO} | _ | |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard | | V _{CCIO} (V) | | V _{SWIN} | _{G(DC)} (V) | | V _{X(AC)} (V) | | V _{SWING(AC)} (V) | | |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--------------------------------------------|-----------------------------------------------|--|
| I/O Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max | |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.2 | _ | V _{CCIO} /2 + 0.2 | 0.62 | V _{CCIO} + 0.6 | |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.175 | _ | V _{CCIO} /2 + 0.175 | 0.5 | V _{CCIO} + 0.6 | |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | _ | V _{CCIO} /2 + 0.15 | 0.35 | _ | |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | 2(V _{IL(AC)} - V _{REF}) | |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ | |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | _ | V _{REF} -0.15 | V _{CCIO} /2 | V _{REF} + 0.15 | -0.30 | 0.30 | |

Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O | | V _{CCIO} (V) | | | _{DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V | V _{DIF(AC)} (V) | | |
|------------------------|-------|-----------------------|-------|-----|--------------------|------|------------------------|------|------|------------------------|--------------------------|-----|-----|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | | 0.68 | _ | 0.9 | 0.68 | | 0.9 | 0.4 | _ |

⁽¹⁾ The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)})$ and $V_{IL(DC)})$.

Page 16 Electrical Characteristics

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

| I/O | | | | V _{DIF(} | _{DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V |) | V _{DIF(AC)} (V) | |
|------------------------|------|-----|------|-------------------|-------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|-----------------------------|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCIO} + 0.3 | _ | 0.5* V _{CCIO} | _ | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.3 | V _{CCIO} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | 0.5*V _{CCIO} - 0.12 | 0.5* V _{CCIO} | 0.5*V _{CCIO} + 0.12 | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.44 | 0.44 |

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O | Vc | _{CIO} (V) | (10) | V _{ID} (mV) ⁽⁸⁾ | | | | $V_{ICM(DC)}$ (V) | V _{OD} (V) ⁽⁶⁾ | | | V _{OCM} (V) ⁽⁶⁾ | | | |
|------------------------------|-------|--------------------|-------|-------------------------------------|--------------------------|-------------------|------|--------------------------------|------------------------------------|-------|-----|-------------------------------------|-------|------|-------|
| Standard | Min | Тур | Max | Min | Condition | dition Max I | | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| PCML | Trar | nsmitte | | | | | | of the high-s I/O pin speci | | | | | | | . For |
| 2.5 V | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = | V _{CM} = | | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| LVDS (1) | 2.373 | 2.3 | 2.023 | 100 | 1.25 V | | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (5) | 2.375 | 2.5 | 2.625 | 100 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| RSDS (HIO) ⁽²⁾ | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | _ | 0.3 | _ | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini- LVDS (HIO) (3) | 2.375 | 2.5 | 2.625 | 200 | _ | 600 | 0.4 | _ | 1.325 | 0.25 | _ | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL (4 | _ | _ | _ | 300 | _ | _ | 0.6 | D _{MAX} ≤ 700 Mbps | 1.8 | _ | _ | _ | _ | _ | |
|), (9) | _ | _ | _ | 300 | _ | | | D _{MAX} > 700 Mbps | 1.6 | _ | _ | _ | _ | _ | _ |

Notes to Table 22:

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.
- (6) RL range: $90 \le RL \le 110 \Omega$.
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 $\rm V.$

Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus[®] II PowerPlay Power Analyzer feature.

Page 20 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices $^{(1)}$ (Part 3 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trar | sceive Grade | er Speed e 3 | Unit |
|------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|------|------------------|--------------|----------|------------------|--------------|---------|-----------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Reconfiguration clock (mgmt_clk_clk) frequency | _ | 100 | _ | 125 | 100 | _ | 125 | 100 | _ | 125 | MHz |
| Receiver | | | | | | | | | | | |
| Supported I/O Standards | _ | | | 1.4-V PCMI | L, 1.5-V | PCML, | 2.5-V PCM | L, LVPE | CL, and | d LVDS | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) (9), (23) | _ | 600 | _ | 14100 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Absolute V _{MAX} for a receiver pin ⁽⁵⁾ | _ | _ | _ | 1.2 | _ | _ | 1.2 | _ | _ | 1.2 | V |
| Absolute V _{MIN} for a receiver pin | _ | -0.4 | _ | _ | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Maximum peak- to-peak differential input voltage V _{ID} (diff p- p) before device configuration (22) | _ | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| Maximum peak- | $V_{CCR_GXB} = 1.0 \text{ V}/1.05 \text{ V} $ $(V_{ICM} = 0.70 \text{ V})$ | _ | _ | 2.0 | _ | _ | 2.0 | _ | _ | 2.0 | V |
| differential input voltage V _{ID} (diff p- p) after device configuration (18), | $V_{CCR_GXB} = 0.90 \text{ V}$ $(V_{ICM} = 0.6 \text{ V})$ | | _ | 2.4 | _ | _ | 2.4 | _ | _ | 2.4 | V |
| (22) | $V_{CCR_GXB} = 0.85 \text{ V}$ $(V_{ICM} = 0.6 \text{ V})$ | _ | _ | 2.4 | _ | _ | 2.4 | _ | _ | 2.4 | V |
| Minimum differential eye opening at receiver serial input pins (6), (22), (27) | _ | 85 | _ | _ | 85 | _ | _ | 85 | _ | _ | mV |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed e 1 | Trar | sceive Grade | r Speed 2 | Tran | sceive Grade | er Speed e 3 | Unit |
|-----------------------------------------------------------------------|----------------------------------------------|------|------------------|-------------------------------|------|-----------------|-------------------------------|------|-----------------|-------------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Inter-transceiver block transmitter channel-to- channel skew | xN PMA bonded mode | ı | ı | 500 | _ | ı | 500 | _ | _ | 500 | ps |
| CMU PLL | | | | | | | | | | | |
| Supported Data Range | _ | 600 | _ | 12500 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| t _{pll_powerdown} (15) | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | _ | μs |
| t _{pll_lock} (16) | _ | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs |
| ATX PLL | | | | | | | | | | | |
| | VCO post-divider L=2 | 8000 | _ | 14100 | 8000 | _ | 12500 | 8000 | _ | 8500/ 10312.5 (24) | Mbps |
| Currented Date | L=4 | 4000 | _ | 7050 | 4000 | _ | 6600 | 4000 | | 6600 | Mbps |
| Supported Data Rate Range | L=8 | 2000 | _ | 3525 | 2000 | _ | 3300 | 2000 | _ | 3300 | Mbps |
| Ç | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps |
| t _{pll_powerdown} (15) | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | _ | μs |
| t _{pll_lock} (16) | _ | | | 10 | _ | | 10 | _ | | 10 | μs |
| fPLL | | | | | | | | | | | |
| Supported Data Range | _ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | Mbps |
| t _{pll_powerdown} (15) | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | | μs |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/ Description | Conditions | Transceiver Speed Grade 1 | | | Transceiver Speed Grade 2 | | | Tran | Unit | | |
|----------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|------|-----|----|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} (16) | _ | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs |

Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t_{I TD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.
- (13) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15) $t_{pll\ powerdown}$ is the PLL powerdown minimum pulse width.
- (16) t_{nll lock} is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (19) For ES devices, R_{REF} is 2000 Ω ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Page 26 Switching Characteristics

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

| Made (2) | Transceiver | PMA Width | 20 | 20 | 16 | 16 | 10 | 10 | 8 | 8 |
|---------------------|-------------|------------------------------------------|---------|---------|---------|---------|-----|-----|------|------|
| Mode ⁽²⁾ | Speed Grade | PCS/Core Width | 40 | 20 | 32 | 16 | 20 | 10 | 16 | 8 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.5 | 5.8 | 5.2 | 4.72 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.5 | 5.8 | 5.2 | 4.72 |
| | 2 | C3, I3, I3L core speed grade | 9.8 | 9.0 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| FIFO | | C1, C2, C2L, I2, I2L core speed grade | 8.5 | 8.5 | 8.5 | 8.5 | 6.5 | 5.8 | 5.2 | 4.72 |
| | 3 | I3YY core speed grade | 10.3125 | 10.3125 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| | 3 | C3, I3, I3L core speed grade | 8.5 | 8.5 | 7.84 | 7.2 | 5.3 | 4.7 | 4.24 | 3.76 |
| | | C4, I4 core speed grade | 8.5 | 8.2 | 7.04 | 6.56 | 4.8 | 4.2 | 3.84 | 3.44 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.2 | 11.4 | 9.76 | 9.12 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 2 | C3, I3, I3L core speed grade | 9.8 | 9.0 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| Register | | C1, C2, C2L, I2, I2L core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
| | 3 | I3YY core speed grade | 10.3125 | 10.3125 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| | | C3, I3, I3L core speed grade | 8.5 | 8.5 | 7.92 | 7.2 | 4.9 | 4.5 | 3.96 | 3.6 |
| | | C4, I4 core speed grade | 8.5 | 8.2 | 7.04 | 6.56 | 4.4 | 4.1 | 3.52 | 3.28 |

Notes to Table 25:

⁽¹⁾ The maximum data rate is in Gbps.

⁽²⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

⁽³⁾ The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode ⁽²⁾ | Transceiver | PMA Width | 64 | 40 | 40 | 40 | 32 | 32 |
|---------------------|-------------|------------------------------------------|------|-------|--------|---------|----------|-------|
| Widue (2) | Speed Grade | PCS Width | 64 | 66/67 | 50 | 40 | 64/66/67 | 32 |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 14.1 | 14.1 | 10.69 | 14.1 | 13.6 | 13.6 |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 12.5 | 12.5 |
| | 2 | C3, I3, I3L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 10.88 | 10.88 |
| FIFO or Register | | C1, C2, C2L, I2, I2L core speed grade | | | | | | |
| | 3 | C3, I3, I3L core speed grade | | | 8.5 | Gbps | | |
| | 3 | C4, I4 core speed grade | | | | | | |
| | | I3YY core speed grade | | | 10.312 | 25 Gbps | | |

Notes to Table 26:

⁽¹⁾ The maximum data rate is in Gbps.

⁽²⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Page 28 Switching Characteristics

Table 27 shows the $\ensuremath{V_{OD}}$ settings for the GX channel.

Table 27. Typical V $_{\text{OD}}$ Setting for GX Channel, TX Termination = 100 Ω $^{(2)}$

| Symbol | V _{OD} Setting | V _{op} Value (mV) | V _{op} Setting | V _{op} Value (mV) |
|---------------------------------------|-------------------------|-------------------------------|-------------------------|-------------------------------|
| | 0 (1) | 0 | 32 | 640 |
| | 1 (1) | 20 | 33 | 660 |
| | 2 (1) | 40 | 34 | 680 |
| | 3 (1) | 60 | 35 | 700 |
| | 4 (1) | 80 | 36 | 720 |
| | 5 ⁽¹⁾ | 100 | 37 | 740 |
| | 6 | 120 | 38 | 760 |
| | 7 | 140 | 39 | 780 |
| | 8 | 160 | 40 | 800 |
| | 9 | 180 | 41 | 820 |
| | 10 | 200 | 42 | 840 |
| | 11 | 220 | 43 | 860 |
| | 12 | 240 | 44 | 880 |
| | 13 | 260 | 45 | 900 |
| | 14 | 280 | 46 | 920 |
| V op differential peak to peak | 15 | 300 | 47 | 940 |
| typical ⁽³⁾ | 16 | 320 | 48 | 960 |
| | 17 | 340 | 49 | 980 |
| | 18 | 360 | 50 | 1000 |
| | 19 | 380 | 51 | 1020 |
| | 20 | 400 | 52 | 1040 |
| | 21 | 420 | 53 | 1060 |
| | 22 | 440 | 54 | 1080 |
| | 23 | 460 | 55 | 1100 |
| | 24 | 480 | 56 | 1120 |
| | 25 | 500 | 57 | 1140 |
| | 26 | 520 | 58 | 1160 |
| | 27 | 540 | 59 | 1180 |
| | 28 | 560 | 60 | 1200 |
| | 29 | 580 | 61 | 1220 |
| | 30 | 600 | 62 | 1240 |
| | 31 | 620 | 63 | 1260 |

Note to Table 27:

- (1) If TX termination resistance = 100Ω , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

Page 30 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) $^{(1)}$

| Symbol/ | Conditions | 5 | Transceive Speed Grade | | | Transceive peed Grade | | Unit | | | |
|----------------------------------------------------------------|--------------------------------------------------------|------------------------------------------------------|------------------------------------------------------------------------------------|------|-------------|--------------------------|----------|----------|--|--|--|
| Description | | Min | Тур | Max | Min | Тур | Max | 5 | | | |
| Reference Clock | l | | <u>I</u> | U. | | | <u>I</u> | <u>I</u> | | | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | I.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, L and HCSL | | | | | | | | |
| otandardo | RX reference clock pin | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | | | |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | MHz | | | |
| Input Reference Clock Frequency (ATX PLL) (6) | _ | 100 | _ | 710 | 100 | _ | 710 | MHz | | | |
| Rise time | 20% to 80% | _ | _ | 400 | _ | _ | 400 | | | | |
| Fall time | 80% to 20% | _ | _ | 400 | _ | <u> </u> | 400 | ps | | | |
| Duty cycle | _ | 45 | _ | 55 | 45 | _ | 55 | % | | | |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz | | | |
| Spread-spectrum downspread | PCle | | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | % | | | |
| On-chip termination resistors (19) | _ | _ | 100 | _ | _ | 100 | _ | Ω | | | |
| Absolute V _{MAX} (3) | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | V | | | |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | | | | |
| Absolute V _{MIN} | _ | -0.4 | _ | _ | -0.4 | | _ | V | | | |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | mV | | | |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | erence 1050/1000 ⁽²⁾ | | 2) | 1050/1000 (| | 2) | mV | | | |
| | RX reference clock pin | 1 | .0/0.9/0.85 | (22) | 1. | 0/0.9/0.85 | (22) | V | | | |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | mV | | | |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5) $^{(1)}$

| Symbol/ | Conditions | S | Transceive peed Grade | | | Transceive Deed Grade | | Unit |
|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|--------|--------------------------|--------------|--------------|--------------------------|-------------|----------|
| Description | | Min | Тур | Max | Min | Тур | Max | 1 |
| | 100 Hz | _ | _ | -70 | _ | _ | -70 | |
| Transmitter REFCLK | 1 kHz | _ | _ | -90 | | _ | -90 | |
| Phase Noise (622 | 10 kHz | _ | _ | -100 | _ | _ | -100 | dBc/Hz |
| MHz) ⁽¹⁸⁾ | 100 kHz | _ | _ | -110 | _ | _ | -110 | |
| | ≥1 MHz | | _ | -120 | _ | | -120 | 1 |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁵⁾ | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| RREF (17) | _ | _ | 1800 ± 1% | _ | _ | 1800 ± 1% | _ | Ω |
| Transceiver Clocks | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |
| Reconfiguration clock (mgmt_clk_clk) frequency | | 100 | _ | 125 | 100 | | 125 | MHz |
| Receiver | | | | | | | | |
| Supported I/O Standards | _ | | 1.4-V PCML | , 1.5-V PCML | _, 2.5-V PCI | ML, LVPEC | L, and LVDS | 6 |
| Data rate (Standard PCS) (21) | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) (21) | GX channels | 600 | _ | 12,500 | 600 | _ | 12,500 | Mbps |
| Data rate | GT channels | 19,600 | _ | 28,050 | 19,600 | _ | 25,780 | Mbps |
| Absolute V _{MAX} for a receiver pin ⁽³⁾ | GT channels | _ | _ | 1.2 | _ | _ | 1.2 | V |
| Absolute V _{MIN} for a receiver pin | GT channels | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Maximum peak-to-peak | GT channels | | _ | 1.6 | _ | | 1.6 | V |
| differential input voltage V _{ID} (diff p-p) before device configuration ⁽²⁰⁾ | GX channels | | | | (8) | | | |
| | GT channels | | | | | | | |
| Maximum peak-to-peak ifferential input oltage V _{ID} (diff p-p) fter device onfiguration (16), (20) | $V_{CCR_GTB} = 1.05 \text{ V} $ $(V_{ICM} = 0.65 \text{ V})$ | _ | _ | 2.2 | _ | _ | 2.2 | V |
| Johnguration 7, 17 | GX channels | | | | (8) | | • | • |
| Minimum differential | GT channels | 200 | _ | _ | 200 | | _ | mV |
| eye opening at receiver serial input pins ⁽⁴⁾ , ⁽²⁰⁾ | GX channels | | | | (8) | | | |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) $^{(1)}$

| Symbol/ | Conditions | | Transceive peed Grade | | | Transceive Deed Grade | | Unit |
|--------------------------------------------------------------------|----------------------------------------------|--------|--------------------------|--------------------------------|--------|--------------------------|--------------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Data rate | GT channels | 19,600 | _ | 28,050 | 19,600 | _ | 25,780 | Mbps |
| Differential on-chip | GT channels | _ | 100 | _ | _ | 100 | _ | Ω |
| termination resistors | GX channels | | | | (8) | | ' | |
| \/ (AO a a a d\) | GT channels | _ | 500 | _ | _ | 500 | _ | mV |
| V _{OCM} (AC coupled) | GX channels | | | | (8) | | ' | |
| D'a a /Fall d'acc | GT channels | _ | 15 | _ | _ | 15 | _ | ps |
| Rise/Fall time | GX channels | | <u>I</u> | | (8) | I | | |
| Intra-differential pair skew | GX channels | (8) | | | | | | |
| Intra-transceiver block transmitter channel-to- channel skew | GX channels | (8) | | | | | | |
| Inter-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | |
| CMU PLL | | | | | | | | |
| Supported Data Range | _ | 600 | _ | 12500 | 600 | _ | 8500 | Mbps |
| t _{pll_powerdown} (13) | _ | 1 | _ | _ | 1 | _ | _ | μs |
| t _{pll_lock} (14) | _ | _ | _ | 10 | _ | _ | 10 | μs |
| ATX PLL | | | | | | | | |
| | VCO post- divider L=2 | 8000 | _ | 12500 | 8000 | _ | 8500 | Mbps |
| | L=4 | 4000 | _ | 6600 | 4000 | _ | 6600 | Mbps |
| Supported Data Rate | L=8 | 2000 | _ | 3300 | 2000 | _ | 3300 | Mbps |
| Range for GX Channels | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps |
| Supported Data Rate Range for GT Channels | VCO post- divider L=2 | 9800 | _ | 14025 | 9800 | _ | 12890 | Mbps |
| t _{pll_powerdown} (13) | _ | 1 | _ | _ | 1 | _ | - | μs |
| t _{pll_lock} (14) | _ | _ | _ | 10 | _ | _ | 10 | μs |
| fPLL | | | • | | | | | |
| Supported Data Range | _ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | Mbps |
| t _{pll_powerdown} (13) | _ | 1 | _ | <u> </u> | 1 | _ | _ | μs |

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|----------------------------------------|-----------------------------------------------------------------------------------------------------------|------|---------|----------------------------------------------|-----------|
| → (3) (4) | Input clock cycle-to-cycle jitter (f _{REF} ≥ 100 MHz) | _ | _ | 0.15 | UI (p-p) |
| t _{INCCJ} (3), (4) | Input clock cycle-to-cycle jitter (f _{REF} < 100 MHz) | -750 | | +750 | ps (p-p) |
| + (5) | Period Jitter for dedicated clock output ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 ⁽¹⁾ | ps (p-p) |
| t _{OUTPJ_DC} (5) | Period Jitter for dedicated clock output (f _{OUT} < 100 MHz) | _ | _ | 17.5 ⁽¹⁾ | mUI (p-p) |
| + (5) | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{FOUTPJ_DC} (5) | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | _ | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| + (5) | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$ | _ | _ | 175 | ps (p-p) |
| t _{outccj_dc} (5) | Cycle-to-Cycle Jitter for a dedicated clock output (f _{OUT} < 100 MHz) | _ | _ | 17.5 | mUI (p-p) |
| + (5) | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{FOUTCCJ_DC} ⁽⁵⁾ | fractional PLL (f _{OUT} < 100 MHz)+ | | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| t _{OUTPJ_IO} (5), | Period Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 600 | ps (p-p) |
| (8) | Period Jitter for a clock output on a regular I/O (f _{OUT} < 100 MHz) | _ | _ | 60 | mUI (p-p) |
| t _{FOUTPJ 10} (5), | Period Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 600 (10) | ps (p-p) |
| (8), (11) | Period Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz) | _ | _ | 60 (10) | mUI (p-p) |
| t _{outccj_10} (5), | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100$ MHz) | _ | _ | 600 | ps (p-p) |
| (8) | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} < 100 MHz) | _ | _ | 60 (10) | mUI (p-p) |
| t _{FOUTCCJ_IO} | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100$ MHz) | _ | _ | 600 (10) | ps (p-p) |
| (8), (11) | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz) | _ | _ | 60 | mUI (p-p) |
| t _{CASC_OUTPJ_DC} | Period Jitter for a dedicated clock output in cascaded PLLs ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| (5), (6) | PLLs (f _{OUT} < 100 MHz) | | _ | 17.5 | mUI (p-p) |
| f _{DRIFT} | Frequency drift after PFDENA is disabled for a duration of 100 μs | _ | _ | ±10 | % |
| dK _{BIT} | Bit number of Delta Sigma Modulator (DSM) | 8 | 24 | 32 | Bits |
| k _{VALUE} | Numerator of Fraction | 128 | 8388608 | 2147483648 | _ |

Page 42 Switching Characteristics

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

| | | Peformance | | | | | | | | |
|-----------------------|-----|------------|-----------|------|------------------|-----|-----|------|--|--|
| Mode | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit | | |
| | | Modes us | ing Three | DSPs | • | | | | | |
| One complex 18 x 25 | 425 | 425 | 415 | 340 | 340 | 275 | 265 | MHz | | |
| Modes using Four DSPs | | | | | | | | | | |
| One complex 27 x 27 | 465 | 465 | 465 | 380 | 380 | 300 | 290 | MHz | | |

Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 1 of 2)

| | | Resour | ces Used | | | Pe | erforman | ce | | | |
|--------|------------------------------------|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, I2L | 13, 13L, 13YY | 14 | Unit |
| | Single port, all supported widths | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| MLAD | Simple dual-port, x32/x64 depth | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| MLAB : | Simple dual-port, x16 depth (3) | 0 | 1 | 675 | 675 | 533 | 400 | 675 | 533 | 400 | MHz |
| | ROM, all supported widths | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)

| | | Resour | ces Used | | | Pe | erforman | ce | | | |
|---------------|-----------------------------------------------------------------------------------------------------------|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit |
| | Single-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port with the read-during-write option set to Old Data , all supported widths | 0 | 1 | 525 | 525 | 455 | 400 | 525 | 455 | 400 | MHz |
| M20K Block | Simple dual-port with ECC enabled, 512 × 32 | 0 | 1 | 450 | 450 | 400 | 350 | 450 | 400 | 350 | MHz |
| | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32 | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |
| | True dual port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | ROM, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |

Notes to Table 33:

Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

Table 34. Internal Temperature Sensing Diode Specification

| Tei | mperature Range | Accuracy | Offset Calibrated Option | Sampling Rate | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|------|--------------------|----------|--------------------------------|----------------|--------------------|------------|---------------------------------------------------|
| -40° | °C to 100°C | ±8°C | No | 1 MHz, 500 KHz | < 100 ms | 8 bits | 8 bits |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description | Min | Тур | Max | Unit |
|------------------------------------------|-------|-------|-------|------|
| I _{bias} , diode source current | 8 | _ | 200 | μΑ |
| V _{bias,} voltage across diode | 0.3 | _ | 0.9 | V |
| Series resistance | _ | _ | <1 | Ω |
| Diode ideality factor | 1.006 | 1.008 | 1.010 | _ |

⁽¹⁾ To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

⁽²⁾ When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX}.

⁽³⁾ The F_{MAX} specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Configuration Specification Page 55

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

| Variant | Member Code | Active Serial ⁽¹⁾ | | | Fast Passive Parallel (2) | | |
|---------|----------------|------------------------------|------------|------------------------|---------------------------|------------|------------------------|
| | | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) |
| | D3 | 4 | 100 | 0.344 | 32 | 100 | 0.043 |
| | D4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| GS | | 4 | 100 | 0.344 | 32 | 100 | 0.043 |
| us | D5 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| | D6 | 4 | 100 | 0.741 | 32 | 100 | 0.093 |
| | D8 | 4 | 100 | 0.741 | 32 | 100 | 0.093 |
| E | E9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| Е | EB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |

Notes to Table 48:

Fast Passive Parallel Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[] ratio for each combination.

Table 49. DCLK-to-DATA[] Ratio (1) (Part 1 of 2)

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×8 | Disabled | Enabled | 1 |
| IFF X0 | Enabled | Disabled | 2 |
| | Enabled | Enabled | 2 |
| | Disabled | Disabled | 1 |
| FPP ×16 | Disabled | Enabled | 2 |
| IFF XIO | Enabled | Disabled | 4 |
| | Enabled | Enabled | 4 |

⁽¹⁾ DCLK frequency of 100 MHz using external CLKUSR.

⁽²⁾ Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|---------------------|---------------------------------------------------|-----------------------------------------------------------------------------------------|---------|-------|
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + (8576 \times \\ \text{CLKUSR period}) \end{array}$ | _ | _ |


Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 68 Glossary

Table 60. Glossary (Part 4 of 4)

| Letter | Subject | Definitions | | |
|--------|------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| | V _{CM(DC)} | DC common mode input voltage. | | |
| | V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. | | |
| | V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. | | |
| | V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. | | |
| | V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. | | |
| | V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. | | |
| | V _{IH(AC)} | High-level AC input voltage | | |
| | V _{IH(DC)} | High-level DC input voltage | | |
| V | V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. | | |
| | V _{IL(AC)} | Low-level AC input voltage | | |
| | V _{IL(DC)} | Low-level DC input voltage | | |
| | V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. | | |
| | V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. | | |
| | V _{SWING} | Differential input voltage | | |
| | V _X | Input differential cross point voltage | | |
| | V _{OX} | Output differential cross point voltage | | |
| W | W | High-speed I/O block—clock boost factor | | |
| Χ | | | | |
| Υ | | _ | | |
| Z | | | | |

Page 70 Document Revision History

Table 61. Document Revision History (Part 2 of 3)

| Date Vers | | Changes |
|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | | ■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1. |
| | | ■ Added the I3YY speed grade to the V _{CC} description in Table 6. |
| | | ■ Added the I3YY speed grade to V _{CCHIP_L} , V _{CCHIP_R} , V _{CCHSSI_L} , and V _{CCHSSI_R} descriptions in Table 7. |
| | | ■ Added 240-Ω to Table 11. |
| | | ■ Changed CDR PPM tolerance in Table 23. |
| | | ■ Added additional max data rate for fPLL in Table 23. |
| | | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25. |
| | | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26. |
| | | ■ Changed CDR PPM tolerance in Table 28. |
| | | ■ Added additional max data rate for fPLL in Table 28. |
| | | ■ Changed the mode descriptions for MLAB and M20K in Table 33. |
| | | ■ Changed the Max value of f _{HSCLK_OUT} for the C2, C2L, I2, I2L speed grades in Table 36. |
| November 2014 | 3.3 | ■ Changed the frequency ranges for C1 and C2 in Table 39. |
| | | ■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47. |
| | | ■ Added note about nSTATUS to Table 50, Table 51, Table 54. |
| | | ■ Changed the available settings in Table 58. |
| | | ■ Changed the note in "Periphery Performance". |
| | | ■ Updated the "I/O Standard Specifications" section. |
| | | ■ Updated the "Raw Binary File Size" section. |
| | | ■ Updated the receiver voltage input range in Table 22. |
| | | ■ Updated the max frequency for the LVDS clock network in Table 36. |
| | | ■ Updated the DCLK note to Figure 11. |
| | | ■ Updated Table 23 VO _{CM} (DC Coupled) condition. |
| | | ■ Updated Table 6 and Table 7. |
| | | ■ Added the DCLK specification to Table 55. |
| | | ■ Updated the notes for Table 47. |
| | | ■ Updated the list of parameters for Table 56. |
| November 2013 | 3.2 | ■ Updated Table 28 |
| November 2013 | 3.1 | ■ Updated Table 33 |
| November 2013 | 3.0 | ■ Updated Table 23 and Table 28 |
| October 2013 | 2.9 | ■ Updated the "Transceiver Characterization" section |
| | | ■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 |
| October 2013 | 113 2.8 | ■ Added Figure 1 and Figure 3 |
| | | ■ Added the "Transceiver Characterization" section |
| | | ■ Removed all "Preliminary" designations. |