



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details


|                                |                                                                                                                                     |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                            |
| Number of LABs/CLBs            | 158500                                                                                                                              |
| Number of Logic Elements/Cells | 420000                                                                                                                              |
| Total RAM Bits                 | 37888000                                                                                                                            |
| Number of I/O                  | 600                                                                                                                                 |
| Number of Gates                | -                                                                                                                                   |
| Voltage - Supply               | 0.87V ~ 0.93V                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                       |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                     |
| Package / Case                 | 1517-BBGA, FCBGA                                                                                                                    |
| Supplier Device Package        | 1517-FBGA (40x40)                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxma4k2f40c2n">https://www.e-xfl.com/product-detail/intel/5sgxma4k2f40c2n</a> |

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions**

| Symbol     | Description      | Condition (V) | Overshoot Duration as %<br>@ $T_J = 100^{\circ}\text{C}$ | Unit |
|------------|------------------|---------------|----------------------------------------------------------|------|
| $V_i$ (AC) | AC input voltage | 3.8           | 100                                                      | %    |
|            |                  | 3.85          | 64                                                       | %    |
|            |                  | 3.9           | 36                                                       | %    |
|            |                  | 3.95          | 21                                                       | %    |
|            |                  | 4             | 12                                                       | %    |
|            |                  | 4.05          | 7                                                        | %    |
|            |                  | 4.1           | 4                                                        | %    |
|            |                  | 4.15          | 2                                                        | %    |
|            |                  | 4.2           | 1                                                        | %    |

**Figure 1. Stratix V Device Overshoot Duration**



## Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

**Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)**

| Symbol                            | Description                                                                                                       | Condition  | Min <sup>(4)</sup> | Typ  | Max <sup>(4)</sup> | Unit |
|-----------------------------------|-------------------------------------------------------------------------------------------------------------------|------------|--------------------|------|--------------------|------|
| V <sub>CC</sub>                   | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                             | —          | 0.87               | 0.9  | 0.93               | V    |
|                                   | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) <sup>(3)</sup> | —          | 0.82               | 0.85 | 0.88               | V    |
| V <sub>CCPT</sub>                 | Power supply for programmable power technology                                                                    | —          | 1.45               | 1.50 | 1.55               | V    |
| V <sub>CC_AUX</sub>               | Auxiliary supply for the programmable power technology                                                            | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCPD</sub> <sup>(1)</sup>  | I/O pre-driver (3.0 V) power supply                                                                               | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | I/O pre-driver (2.5 V) power supply                                                                               | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCIO</sub>                 | I/O buffers (3.0 V) power supply                                                                                  | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | I/O buffers (2.5 V) power supply                                                                                  | —          | 2.375              | 2.5  | 2.625              | V    |
|                                   | I/O buffers (1.8 V) power supply                                                                                  | —          | 1.71               | 1.8  | 1.89               | V    |
|                                   | I/O buffers (1.5 V) power supply                                                                                  | —          | 1.425              | 1.5  | 1.575              | V    |
|                                   | I/O buffers (1.35 V) power supply                                                                                 | —          | 1.283              | 1.35 | 1.45               | V    |
|                                   | I/O buffers (1.25 V) power supply                                                                                 | —          | 1.19               | 1.25 | 1.31               | V    |
|                                   | I/O buffers (1.2 V) power supply                                                                                  | —          | 1.14               | 1.2  | 1.26               | V    |
| V <sub>CCPGM</sub>                | Configuration pins (3.0 V) power supply                                                                           | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | Configuration pins (2.5 V) power supply                                                                           | —          | 2.375              | 2.5  | 2.625              | V    |
|                                   | Configuration pins (1.8 V) power supply                                                                           | —          | 1.71               | 1.8  | 1.89               | V    |
| V <sub>CCA_FPLL</sub>             | PLL analog voltage regulator power supply                                                                         | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCD_FPLL</sub>             | PLL digital voltage regulator power supply                                                                        | —          | 1.45               | 1.5  | 1.55               | V    |
| V <sub>CCBAT</sub> <sup>(2)</sup> | Battery back-up power supply (For design security volatile key register)                                          | —          | 1.2                | —    | 3.0                | V    |
| V <sub>I</sub>                    | DC input voltage                                                                                                  | —          | −0.5               | —    | 3.6                | V    |
| V <sub>O</sub>                    | Output voltage                                                                                                    | —          | 0                  | —    | V <sub>CCIO</sub>  | V    |
| T <sub>J</sub>                    | Operating junction temperature                                                                                    | Commercial | 0                  | —    | 85                 | °C   |
|                                   |                                                                                                                   | Industrial | −40                | —    | 100                | °C   |

## Internal Weak Pull-Up Resistor

Table 16 lists the weak pull-up resistor values for Stratix V devices.

**Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices <sup>(1), (2)</sup>**

| Symbol          | Description                                                                                                                                         | V <sub>CCIO</sub> Conditions (V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|----------------------|------|
| R <sub>PU</sub> | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option. | 3.0 ±5%                                         | 25                   | kΩ   |
|                 |                                                                                                                                                     | 2.5 ±5%                                         | 25                   | kΩ   |
|                 |                                                                                                                                                     | 1.8 ±5%                                         | 25                   | kΩ   |
|                 |                                                                                                                                                     | 1.5 ±5%                                         | 25                   | kΩ   |
|                 |                                                                                                                                                     | 1.35 ±5%                                        | 25                   | kΩ   |
|                 |                                                                                                                                                     | 1.25 ±5%                                        | 25                   | kΩ   |
|                 |                                                                                                                                                     | 1.2 ±5%                                         | 25                   | kΩ   |

### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to “Glossary” on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

**Table 17. Single-Ended I/O Standards for Stratix V Devices**

| I/O Standard | V <sub>CCIO</sub> (V) |     |       | V <sub>IL</sub> (V) |                             | V <sub>IH</sub> (V)         |                         | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | I <sub>OL</sub> (mA) | I <sub>OH</sub> (mA) |
|--------------|-----------------------|-----|-------|---------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------|----------------------|
|              | Min                   | Typ | Max   | Min                 | Max                         | Min                         | Max                     | Max                         | Min                         |                      |                      |
| LVTTTL       | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2                    | −2                   |
| LVC MOS      | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.2                         | V <sub>CCIO</sub> − 0.2     | 0.1                  | −0.1                 |
| 2.5 V        | 2.375                 | 2.5 | 2.625 | −0.3                | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1                    | −1                   |
| 1.8 V        | 1.71                  | 1.8 | 1.89  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.45                        | V <sub>CCIO</sub> − 0.45    | 2                    | −2                   |
| 1.5 V        | 1.425                 | 1.5 | 1.575 | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |
| 1.2 V        | 1.14                  | 1.2 | 1.26  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |

**Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)**

| I/O Standard     | $V_{IL(DC)}$ (V) |                  | $V_{IH(DC)}$ (V) |                   | $V_{IL(AC)}$ (V) | $V_{IH(AC)}$ (V) | $V_{OL}$ (V)      | $V_{OH}$ (V)      | $I_{ol}$ (mA) | $I_{oh}$ (mA) |
|------------------|------------------|------------------|------------------|-------------------|------------------|------------------|-------------------|-------------------|---------------|---------------|
|                  | Min              | Max              | Min              | Max               | Max              | Min              | Max               | Min               |               |               |
| HSTL-18 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-18 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-15 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-15 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-12 Class I  | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 8             | -8            |
| HSTL-12 Class II | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 16            | -16           |
| HSUL-12          | —                | $V_{REF} - 0.13$ | $V_{REF} + 0.13$ | —                 | $V_{REF} - 0.22$ | $V_{REF} + 0.22$ | $0.1^* V_{CCIO}$  | $0.9^* V_{CCIO}$  | —             | —             |

**Table 20. Differential SSTL I/O Standards for Stratix V Devices**

| I/O Standard         | $V_{CCIO}$ (V) |      |       | $V_{SWING(DC)}$ (V) |                  | $V_{X(AC)}$ (V)      |              |                      | $V_{SWING(AC)}$ (V)       |                           |
|----------------------|----------------|------|-------|---------------------|------------------|----------------------|--------------|----------------------|---------------------------|---------------------------|
|                      | Min            | Typ  | Max   | Min                 | Max              | Min                  | Typ          | Max                  | Min                       | Max                       |
| SSTL-2 Class I, II   | 2.375          | 2.5  | 2.625 | 0.3                 | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.2$   | —            | $V_{CCIO}/2 + 0.2$   | 0.62                      | $V_{CCIO} + 0.6$          |
| SSTL-18 Class I, II  | 1.71           | 1.8  | 1.89  | 0.25                | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.175$ | —            | $V_{CCIO}/2 + 0.175$ | 0.5                       | $V_{CCIO} + 0.6$          |
| SSTL-15 Class I, II  | 1.425          | 1.5  | 1.575 | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | —            | $V_{CCIO}/2 + 0.15$  | 0.35                      | —                         |
| SSTL-135 Class I, II | 1.283          | 1.35 | 1.45  | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | $2(V_{IL(AC)} - V_{REF})$ |
| SSTL-125 Class I, II | 1.19           | 1.25 | 1.31  | 0.18                | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | —                         |
| SSTL-12 Class I, II  | 1.14           | 1.2  | 1.26  | 0.18                | —                | $V_{REF} - 0.15$     | $V_{CCIO}/2$ | $V_{REF} + 0.15$     | -0.30                     | 0.30                      |

**Note to Table 20:**

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |     | $V_{X(AC)}$ (V) |     |      | $V_{CM(DC)}$ (V) |     |      | $V_{DIF(AC)}$ (V) |     |
|---------------------|----------------|-----|-------|-------------------|-----|-----------------|-----|------|------------------|-----|------|-------------------|-----|
|                     | Min            | Typ | Max   | Min               | Max | Min             | Typ | Max  | Min              | Typ | Max  | Min               | Max |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.2               | —   | 0.78            | —   | 1.12 | 0.78             | —   | 1.12 | 0.4               | —   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —   | 0.68            | —   | 0.9  | 0.68             | —   | 0.9  | 0.4               | —   |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 3 of 7)**

| Symbol/<br>Description                                                                                                                | Conditions                                                                   | Transceiver Speed<br>Grade 1                         |     |       | Transceiver Speed<br>Grade 2 |     |       | Transceiver Speed<br>Grade 3 |     |                                     | Unit |
|---------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|------------------------------------------------------|-----|-------|------------------------------|-----|-------|------------------------------|-----|-------------------------------------|------|
|                                                                                                                                       |                                                                              | Min                                                  | Typ | Max   | Min                          | Typ | Max   | Min                          | Typ | Max                                 |      |
| Reconfiguration clock<br>( <code>mgmt_clk_clk</code> )<br>frequency                                                                   | —                                                                            | 100                                                  | —   | 125   | 100                          | —   | 125   | 100                          | —   | 125                                 | MHz  |
| <b>Receiver</b>                                                                                                                       |                                                                              |                                                      |     |       |                              |     |       |                              |     |                                     |      |
| Supported I/O Standards                                                                                                               | —                                                                            | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |     |       |                              |     |       |                              |     |                                     |      |
| Data rate<br>(Standard PCS)<br><sup>(9), (23)</sup>                                                                                   | —                                                                            | 600                                                  | —   | 12200 | 600                          | —   | 12200 | 600                          | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
| Data rate<br>(10G PCS) <sup>(9), (23)</sup>                                                                                           | —                                                                            | 600                                                  | —   | 14100 | 600                          | —   | 12500 | 600                          | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
| Absolute $V_{MAX}$ for<br>a receiver pin <sup>(5)</sup>                                                                               | —                                                                            | —                                                    | —   | 1.2   | —                            | —   | 1.2   | —                            | —   | 1.2                                 | V    |
| Absolute $V_{MIN}$ for<br>a receiver pin                                                                                              | —                                                                            | −0.4                                                 | —   | —     | −0.4                         | —   | —     | −0.4                         | —   | —                                   | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) before device<br>configuration <sup>(22)</sup>      | —                                                                            | —                                                    | —   | 1.6   | —                            | —   | 1.6   | —                            | —   | 1.6                                 | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) after device<br>configuration <sup>(18), (22)</sup> | $V_{CCR\_GXB} = 1.0\text{ V}/1.05\text{ V}$<br>( $V_{ICM} = 0.70\text{ V}$ ) | —                                                    | —   | 2.0   | —                            | —   | 2.0   | —                            | —   | 2.0                                 | V    |
|                                                                                                                                       | $V_{CCR\_GXB} = 0.90\text{ V}$<br>( $V_{ICM} = 0.6\text{ V}$ )               | —                                                    | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                                 | V    |
|                                                                                                                                       | $V_{CCR\_GXB} = 0.85\text{ V}$<br>( $V_{ICM} = 0.6\text{ V}$ )               | —                                                    | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                                 | V    |
| Minimum<br>differential eye<br>opening at<br>receiver serial<br>input pins <sup>(6), (22), (27)</sup>                                 | —                                                                            | 85                                                   | —   | —     | 85                           | —   | —     | 85                           | —   | —                                   | mV   |

Table 26 shows the approximate maximum data rate using the 10G PCS.

**Table 26. Stratix V 10G PCS Approximate Maximum Data Rate <sup>(1)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 64           | 40    | 40    | 40   | 32       | 32    |
|---------------------|-------------------------|---------------------------------------|--------------|-------|-------|------|----------|-------|
|                     |                         | PCS Width                             | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |
| FIFO or Register    | 1                       | C1, C2, C2L, I2, I2L core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |
|                     |                         | C3, I3, I3L core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5 Gbps     |       |       |      |          |       |
|                     |                         | C3, I3, I3L core speed grade          |              |       |       |      |          |       |
|                     |                         | C4, I4 core speed grade               |              |       |       |      |          |       |
|                     |                         | I3YY core speed grade                 | 10.3125 Gbps |       |       |      |          |       |

**Notes to Table 26:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 27 shows the  $V_{OD}$  settings for the GX channel.

**Table 27. Typical  $V_{OD}$  Setting for GX Channel, TX Termination = 100  $\Omega$  <sup>(2)</sup>**

| Symbol                                                                      | $V_{OD}$ Setting | $V_{OD}$ Value (mV) | $V_{OD}$ Setting | $V_{OD}$ Value (mV) |
|-----------------------------------------------------------------------------|------------------|---------------------|------------------|---------------------|
| <b><math>V_{OD}</math> differential peak to peak typical <sup>(3)</sup></b> | 0 <sup>(1)</sup> | 0                   | 32               | 640                 |
|                                                                             | 1 <sup>(1)</sup> | 20                  | 33               | 660                 |
|                                                                             | 2 <sup>(1)</sup> | 40                  | 34               | 680                 |
|                                                                             | 3 <sup>(1)</sup> | 60                  | 35               | 700                 |
|                                                                             | 4 <sup>(1)</sup> | 80                  | 36               | 720                 |
|                                                                             | 5 <sup>(1)</sup> | 100                 | 37               | 740                 |
|                                                                             | 6                | 120                 | 38               | 760                 |
|                                                                             | 7                | 140                 | 39               | 780                 |
|                                                                             | 8                | 160                 | 40               | 800                 |
|                                                                             | 9                | 180                 | 41               | 820                 |
|                                                                             | 10               | 200                 | 42               | 840                 |
|                                                                             | 11               | 220                 | 43               | 860                 |
|                                                                             | 12               | 240                 | 44               | 880                 |
|                                                                             | 13               | 260                 | 45               | 900                 |
|                                                                             | 14               | 280                 | 46               | 920                 |
|                                                                             | 15               | 300                 | 47               | 940                 |
|                                                                             | 16               | 320                 | 48               | 960                 |
|                                                                             | 17               | 340                 | 49               | 980                 |
|                                                                             | 18               | 360                 | 50               | 1000                |
|                                                                             | 19               | 380                 | 51               | 1020                |
|                                                                             | 20               | 400                 | 52               | 1040                |
|                                                                             | 21               | 420                 | 53               | 1060                |
|                                                                             | 22               | 440                 | 54               | 1080                |
|                                                                             | 23               | 460                 | 55               | 1100                |
|                                                                             | 24               | 480                 | 56               | 1120                |
|                                                                             | 25               | 500                 | 57               | 1140                |
|                                                                             | 26               | 520                 | 58               | 1160                |
|                                                                             | 27               | 540                 | 59               | 1180                |
|                                                                             | 28               | 560                 | 60               | 1200                |
|                                                                             | 29               | 580                 | 61               | 1220                |
|                                                                             | 30               | 600                 | 62               | 1240                |
|                                                                             | 31               | 620                 | 63               | 1260                |

**Note to Table 27:**

- (1) If TX termination resistance = 100 $\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.



**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) <sup>(1)</sup>**

| Symbol/<br>Description                                         | Conditions                                             | Transceiver<br>Speed Grade 2                                                           |           |      | Transceiver<br>Speed Grade 3 |           |      | Unit |
|----------------------------------------------------------------|--------------------------------------------------------|----------------------------------------------------------------------------------------|-----------|------|------------------------------|-----------|------|------|
|                                                                |                                                        | Min                                                                                    | Typ       | Max  | Min                          | Typ       | Max  |      |
| Reference Clock                                                |                                                        |                                                                                        |           |      |                              |           |      |      |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                    | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS,<br>and HCSL |           |      |                              |           |      |      |
|                                                                | RX reference<br>clock pin                              | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                                   |           |      |                              |           |      |      |
| Input Reference Clock<br>Frequency (CMU<br>PLL) <sup>(6)</sup> | —                                                      | 40                                                                                     | —         | 710  | 40                           | —         | 710  | MHz  |
| Input Reference Clock<br>Frequency (ATX PLL) <sup>(6)</sup>    | —                                                      | 100                                                                                    | —         | 710  | 100                          | —         | 710  | MHz  |
| Rise time                                                      | 20% to 80%                                             | —                                                                                      | —         | 400  | —                            | —         | 400  | ps   |
| Fall time                                                      | 80% to 20%                                             | —                                                                                      | —         | 400  | —                            | —         | 400  |      |
| Duty cycle                                                     | —                                                      | 45                                                                                     | —         | 55   | 45                           | —         | 55   | %    |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express<br>(PCIe)                                  | 30                                                                                     | —         | 33   | 30                           | —         | 33   | kHz  |
| Spread-spectrum<br>downspread                                  | PCIe                                                   | —                                                                                      | 0 to −0.5 | —    | —                            | 0 to −0.5 | —    | %    |
| On-chip termination<br>resistors <sup>(19)</sup>               | —                                                      | —                                                                                      | 100       | —    | —                            | 100       | —    | Ω    |
| Absolute V <sub>MAX</sub> <sup>(3)</sup>                       | Dedicated<br>reference<br>clock pin                    | —                                                                                      | —         | 1.6  | —                            | —         | 1.6  | V    |
|                                                                | RX reference<br>clock pin                              | —                                                                                      | —         | 1.2  | —                            | —         | 1.2  |      |
| Absolute V <sub>MIN</sub>                                      | —                                                      | -0.4                                                                                   | —         | —    | -0.4                         | —         | —    | V    |
| Peak-to-peak<br>differential input<br>voltage                  | —                                                      | 200                                                                                    | —         | 1600 | 200                          | —         | 1600 | mV   |
| V <sub>ICM</sub> (AC coupled)                                  | Dedicated<br>reference<br>clock pin                    | 1050/1000 <sup>(2)</sup>                                                               |           |      | 1050/1000 <sup>(2)</sup>     |           |      | mV   |
|                                                                | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(22)</sup>                                                           |           |      | 1.0/0.9/0.85 <sup>(22)</sup> |           |      | V    |
| V <sub>ICM</sub> (DC coupled)                                  | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250                                                                                    | —         | 550  | 250                          | —         | 550  | mV   |

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5) <sup>(1)</sup>**

| Symbol/<br>Description                                                     | Conditions                      | Transceiver<br>Speed Grade 2 |               |        | Transceiver<br>Speed Grade 3 |               |        | Unit      |
|----------------------------------------------------------------------------|---------------------------------|------------------------------|---------------|--------|------------------------------|---------------|--------|-----------|
|                                                                            |                                 | Min                          | Typ           | Max    | Min                          | Typ           | Max    |           |
| Differential on-chip termination resistors <sup>(7)</sup>                  | GT channels                     | —                            | 100           | —      | —                            | 100           | —      | $\Omega$  |
| Differential on-chip termination resistors for GX channels <sup>(19)</sup> | 85- $\Omega$ setting            | —                            | 85 $\pm$ 30%  | —      | —                            | 85 $\pm$ 30%  | —      | $\Omega$  |
|                                                                            | 100- $\Omega$ setting           | —                            | 100 $\pm$ 30% | —      | —                            | 100 $\pm$ 30% | —      | $\Omega$  |
|                                                                            | 120- $\Omega$ setting           | —                            | 120 $\pm$ 30% | —      | —                            | 120 $\pm$ 30% | —      | $\Omega$  |
|                                                                            | 150- $\Omega$ setting           | —                            | 150 $\pm$ 30% | —      | —                            | 150 $\pm$ 30% | —      | $\Omega$  |
| V <sub>ICM</sub> (AC coupled)                                              | GT channels                     | —                            | 650           | —      | —                            | 650           | —      | mV        |
| VICM (AC and DC coupled) for GX Channels                                   | VCCR_GXB = 0.85 V or 0.9 V      | —                            | 600           | —      | —                            | 600           | —      | mV        |
|                                                                            | VCCR_GXB = 1.0 V full bandwidth | —                            | 700           | —      | —                            | 700           | —      | mV        |
|                                                                            | VCCR_GXB = 1.0 V half bandwidth | —                            | 750           | —      | —                            | 750           | —      | mV        |
| t <sub>LTR</sub> <sup>(9)</sup>                                            | —                               | —                            | —             | 10     | —                            | —             | 10     | $\mu$ s   |
| t <sub>LTD</sub> <sup>(10)</sup>                                           | —                               | 4                            | —             | —      | 4                            | —             | —      | $\mu$ s   |
| t <sub>LTD_manual</sub> <sup>(11)</sup>                                    | —                               | 4                            | —             | —      | 4                            | —             | —      | $\mu$ s   |
| t <sub>LTR_LTD_manual</sub> <sup>(12)</sup>                                | —                               | 15                           | —             | —      | 15                           | —             | —      | $\mu$ s   |
| Run Length                                                                 | GT channels                     | —                            | —             | 72     | —                            | —             | 72     | CID       |
|                                                                            | GX channels                     | <sup>(8)</sup>               |               |        |                              |               |        |           |
| CDR PPM                                                                    | GT channels                     | —                            | —             | 1000   | —                            | —             | 1000   | $\pm$ PPM |
|                                                                            | GX channels                     | <sup>(8)</sup>               |               |        |                              |               |        |           |
| Programmable equalization (AC Gain) <sup>(5)</sup>                         | GT channels                     | —                            | —             | 14     | —                            | —             | 14     | dB        |
|                                                                            | GX channels                     | <sup>(8)</sup>               |               |        |                              |               |        |           |
| Programmable DC gain <sup>(6)</sup>                                        | GT channels                     | —                            | —             | 7.5    | —                            | —             | 7.5    | dB        |
|                                                                            | GX channels                     | <sup>(8)</sup>               |               |        |                              |               |        |           |
| Differential on-chip termination resistors <sup>(7)</sup>                  | GT channels                     | —                            | 100           | —      | —                            | 100           | —      | $\Omega$  |
| <b>Transmitter</b>                                                         |                                 |                              |               |        |                              |               |        |           |
| Supported I/O Standards                                                    | —                               | 1.4-V and 1.5-V PCML         |               |        |                              |               |        |           |
| Data rate (Standard PCS)                                                   | GX channels                     | 600                          | —             | 8500   | 600                          | —             | 8500   | Mbps      |
| Data rate (10G PCS)                                                        | GX channels                     | 600                          | —             | 12,500 | 600                          | —             | 12,500 | Mbps      |

Table 29 shows the  $V_{OD}$  settings for the GT channel.

**Table 29. Typical  $V_{OD}$  Setting for GT Channel, TX Termination = 100  $\Omega$**

| Symbol                                                                      | $V_{OD}$ Setting | $V_{OD}$ Value (mV) |
|-----------------------------------------------------------------------------|------------------|---------------------|
| <b><math>V_{OD}</math> differential peak to peak typical <sup>(1)</sup></b> | 0                | 0                   |
|                                                                             | 1                | 200                 |
|                                                                             | 2                | 400                 |
|                                                                             | 3                | 600                 |
|                                                                             | 4                | 800                 |
|                                                                             | 5                | 1000                |

**Note:**

(1) Refer to Figure 4.

## PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (–40° to 100°C).

**Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)**

| Symbol                   | Parameter                                                                                                | Min | Typ | Max                | Unit |
|--------------------------|----------------------------------------------------------------------------------------------------------|-----|-----|--------------------|------|
| $f_{IN}$                 | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)                                            | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C3, I3, I3L, and I3YY speed grades)                                               | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C4, I4 speed grades)                                                              | 5   | —   | 650 <sup>(1)</sup> | MHz  |
| $f_{INPFD}$              | Input frequency to the PFD                                                                               | 5   | —   | 325                | MHz  |
| $f_{FINPFD}$             | Fractional Input clock frequency to the PFD                                                              | 50  | —   | 160                | MHz  |
| $f_{VCO}$ <sup>(9)</sup> | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)                                              | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)                                                 | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C4, I4 speed grades)                                                            | 600 | —   | 1300               | MHz  |
| $t_{EINDUTY}$            | Input clock or external feedback clock input duty cycle                                                  | 40  | —   | 60                 | %    |
| $f_{OUT}$                | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | —   | —   | 717 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | —   | —   | 650 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | —   | —   | 580 <sup>(2)</sup> | MHz  |
| $f_{OUT\_EXT}$           | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | —   | —   | 800 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | —   | —   | 667 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C4, I4 speed grades)                                      | —   | —   | 553 <sup>(2)</sup> | MHz  |
| $t_{OUTDUTY}$            | Duty cycle for a dedicated external clock output (when set to 50%)                                       | 45  | 50  | 55                 | %    |
| $t_{FCOMP}$              | External feedback clock compensation time                                                                | —   | —   | 10                 | ns   |
| $f_{DYCONFIGCLK}$        | Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>                      | —   | —   | 100                | MHz  |
| $t_{LOCK}$               | Time required to lock from the end-of-device configuration or deassertion of <code>areset</code>         | —   | —   | 1                  | ms   |
| $t_{DLOCK}$              | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | —   | —   | 1                  | ms   |
| $f_{CLBW}$               | PLL closed-loop low bandwidth                                                                            | —   | 0.3 | —                  | MHz  |
|                          | PLL closed-loop medium bandwidth                                                                         | —   | 1.5 | —                  | MHz  |
|                          | PLL closed-loop high bandwidth <sup>(7)</sup>                                                            | —   | 4   | —                  | MHz  |
| $t_{PLL\_PSERR}$         | Accuracy of PLL phase shift                                                                              | —   | —   | ±50                | ps   |
| $t_{ARESET}$             | Minimum pulse width on the <code>areset</code> signal                                                    | 10  | —   | —                  | ns   |

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Memory     | Mode                                                                                             | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|------------|--------------------------------------------------------------------------------------------------|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|            |                                                                                                  | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| M20K Block | Single-port, all supported widths                                                                | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port, all supported widths                                                           | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths | 0              | 1      | 525         | 525     | 455 | 400 | 525     | 455           | 400 | MHz  |
|            | Simple dual-port with ECC enabled, 512 × 32                                                      | 0              | 1      | 450         | 450     | 400 | 350 | 450     | 400           | 350 | MHz  |
|            | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                      | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |
|            | True dual port, all supported widths                                                             | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | ROM, all supported widths                                                                        | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |

**Notes to Table 33:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.
- (3) The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

**Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification**

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate  | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|------------------------------------------|
| –40°C to 100°C    | ±8°C     | No                       | 1 MHz, 500 KHz | < 100 ms        | 8 bits     | 8 bits                                   |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

**Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices**

| Description                              | Min   | Typ   | Max   | Unit |
|------------------------------------------|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μA   |
| V <sub>bias</sub> , voltage across diode | 0.3   | —     | 0.9   | V    |
| Series resistance                        | —     | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | —    |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 4)**

| Symbol                                                                                                                           | Conditions                                                                    | C1  |     |      | C2, C2L, I2, I2L |     |      | C3, I3, I3L, I3YY |     |      | C4,I4 |     |      | Unit |
|----------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|-----|-----|------|------------------|-----|------|-------------------|-----|------|-------|-----|------|------|
|                                                                                                                                  |                                                                               | Min | Typ | Max  | Min              | Typ | Max  | Min               | Typ | Max  | Min   | Typ | Max  |      |
| Transmitter                                                                                                                      |                                                                               |     |     |      |                  |     |      |                   |     |      |       |     |      |      |
| True Differential I/O Standards - f <sub>HSDR</sub> (data rate)                                                                  | SERDES factor J = 3 to 10 <sup>(9), (11), (12), (13), (14), (15), (16)</sup>  | (6) | —   | 1600 | (6)              | —   | 1434 | (6)               | —   | 1250 | (6)   | —   | 1050 | Mbps |
|                                                                                                                                  | SERDES factor J ≥ 4<br><br>LVDS TX with DPA <sup>(12), (14), (15), (16)</sup> | (6) | —   | 1600 | (6)              | —   | 1600 | (6)               | —   | 1600 | (6)   | —   | 1250 | Mbps |
|                                                                                                                                  | SERDES factor J = 2, uses DDR Registers                                       | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
|                                                                                                                                  | SERDES factor J = 1, uses SDR Register                                        | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) <sup>(10)</sup> | SERDES factor J = 4 to 10 <sup>(17)</sup>                                     | (6) | —   | 1100 | (6)              | —   | 1100 | (6)               | —   | 840  | (6)   | —   | 840  | Mbps |
| t <sub>x Jitter</sub> - True Differential I/O Standards                                                                          | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 160  | —                | —   | 160  | —                 | —   | 160  | —     | —   | 160  | ps   |
|                                                                                                                                  | Total Jitter for Data Rate < 600 Mbps                                         | —   | —   | 0.1  | —                | —   | 0.1  | —                 | —   | 0.1  | —     | —   | 0.1  | UI   |
| t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three External Output Resistor Network                          | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 300  | —                | —   | 300  | —                 | —   | 300  | —     | —   | 325  | ps   |
|                                                                                                                                  | Total Jitter for Data Rate < 600 Mbps                                         | —   | —   | 0.2  | —                | —   | 0.2  | —                 | —   | 0.2  | —     | —   | 0.25 | UI   |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 4 of 4)**

| Symbol                        | Conditions                              | C1  |     |           | C2, C2L, I2, I2L |     |           | C3, I3, I3L, I3YY |     |           | C4, I4 |     |           | Unit     |
|-------------------------------|-----------------------------------------|-----|-----|-----------|------------------|-----|-----------|-------------------|-----|-----------|--------|-----|-----------|----------|
|                               |                                         | Min | Typ | Max       | Min              | Typ | Max       | Min               | Typ | Max       | Min    | Typ | Max       |          |
| f <sub>HSDR</sub> (data rate) | SERDES factor J = 3 to 10               | (6) | —   | (8)       | (6)              | —   | (8)       | (6)               | —   | (8)       | (6)    | —   | (8)       | Mbps     |
|                               | SERDES factor J = 2, uses DDR Registers | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
|                               | SERDES factor J = 1, uses SDR Register  | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
| <b>DPA Mode</b>               |                                         |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| DPA run length                | —                                       | —   | —   | 1000<br>0 | —                | —   | 1000<br>0 | —                 | —   | 1000<br>0 | —      | —   | 1000<br>0 | UI       |
| <b>Soft CDR mode</b>          |                                         |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Soft-CDR PPM tolerance        | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ±<br>PPM |
| <b>Non DPA Mode</b>           |                                         |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Sampling Window               | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ps       |

**Notes to Table 36:**

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

**Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C4,I4       | 8   | 16  | ps   |

**Notes to Table 40:**

- (1) The typical value equals the average of the minimum and maximum values.
- (2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a –2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is  $[625 \text{ ps} + (10 \times 10 \text{ ps}) \pm 20 \text{ ps}] = 725 \text{ ps} \pm 20 \text{ ps}$ .

Table 41 lists the DQS phase shift error for Stratix V devices.

**Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{\text{DQS\_PSERR}}$ ) for Stratix V Devices <sup>(1)</sup>**

| Number of DQS Delay Buffers | C1  | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|-----------------------------|-----|------------------|-------------------|-------|------|
| 1                           | 28  | 28               | 30                | 32    | ps   |
| 2                           | 56  | 56               | 60                | 64    | ps   |
| 3                           | 84  | 84               | 90                | 96    | ps   |
| 4                           | 112 | 112              | 120               | 128   | ps   |

**Notes to Table 41:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a –2 speed grade is  $\pm 78 \text{ ps}$  or  $\pm 39 \text{ ps}$ .

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices <sup>(1), (Part 1 of 2)</sup> <sup>(2), (3)</sup>**

| Clock Network | Parameter                    | Symbol                 | C1   |     | C2, C2L, I2, I2L |     | C3, I3, I3L, I3YY |      | C4,I4 |      | Unit |
|---------------|------------------------------|------------------------|------|-----|------------------|-----|-------------------|------|-------|------|------|
|               |                              |                        | Min  | Max | Min              | Max | Min               | Max  | Min   | Max  |      |
| Regional      | Clock period jitter          | $t_{\text{JIT(per)}}$  | –50  | 50  | –50              | 50  | –55               | 55   | –55   | 55   | ps   |
|               | Cycle-to-cycle period jitter | $t_{\text{JIT(cc)}}$   | –100 | 100 | –100             | 100 | –110              | 110  | –110  | 110  | ps   |
|               | Duty cycle jitter            | $t_{\text{JIT(duty)}}$ | –50  | 50  | –50              | 50  | –82.5             | 82.5 | –82.5 | 82.5 | ps   |
| Global        | Clock period jitter          | $t_{\text{JIT(per)}}$  | –75  | 75  | –75              | 75  | –82.5             | 82.5 | –82.5 | 82.5 | ps   |
|               | Cycle-to-cycle period jitter | $t_{\text{JIT(cc)}}$   | –150 | 150 | –150             | 150 | –165              | 165  | –165  | 165  | ps   |
|               | Duty cycle jitter            | $t_{\text{JIT(duty)}}$ | –75  | 75  | –75              | 75  | –90               | 90   | –90   | 90   | ps   |



## Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

**Table 52. DCLK Frequency Specification in the AS Configuration Scheme <sup>(1), (2)</sup>**


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |

**Notes to Table 52:**

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

**Figure 14. AS Configuration Timing**



**Notes to Figure 14:**

- (1) If you are using AS ×4 mode, this signal represents the AS\_DATA [3 : 0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 53 lists the timing parameters for AS ×1 and AS ×4 configurations in Stratix V devices.

**Table 53. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 1 of 2)**

| Symbol   | Parameter                                   | Minimum | Maximum | Units |
|----------|---------------------------------------------|---------|---------|-------|
| $t_{CO}$ | DCLK falling edge to AS_DATA0/ASDO output   | —       | 2       | ns    |
| $t_{SU}$ | Data setup time before falling edge on DCLK | 1.5     | —       | ns    |
| $t_H$    | Data hold time after falling edge on DCLK   | 0       | —       | ns    |

Table 54 lists the PS configuration timing parameters for Stratix V devices.

**Table 54. PS Timing Parameters for Stratix V Devices**

| Symbol                     | Parameter                                         | Minimum                                                         | Maximum              | Units   |
|----------------------------|---------------------------------------------------|-----------------------------------------------------------------|----------------------|---------|
| $t_{CF2CD}$                | nCONFIG low to CONF_DONE low                      | —                                                               | 600                  | ns      |
| $t_{CF2ST0}$               | nCONFIG low to nSTATUS low                        | —                                                               | 600                  | ns      |
| $t_{CFG}$                  | nCONFIG low pulse width                           | 2                                                               | —                    | $\mu$ s |
| $t_{STATUS}$               | nSTATUS low pulse width                           | 268                                                             | 1,506 <sup>(1)</sup> | $\mu$ s |
| $t_{CF2ST1}$               | nCONFIG high to nSTATUS high                      | —                                                               | 1,506 <sup>(2)</sup> | $\mu$ s |
| $t_{CF2CK}$ <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506                                                           | —                    | $\mu$ s |
| $t_{ST2CK}$ <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2                                                               | —                    | $\mu$ s |
| $t_{DSU}$                  | DATA [] setup time before rising edge on DCLK     | 5.5                                                             | —                    | ns      |
| $t_{DH}$                   | DATA [] hold time after rising edge on DCLK       | 0                                                               | —                    | ns      |
| $t_{CH}$                   | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                                         | —                    | s       |
| $t_{CL}$                   | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                                         | —                    | s       |
| $t_{CLK}$                  | DCLK period                                       | $1/f_{MAX}$                                                     | —                    | s       |
| $f_{MAX}$                  | DCLK frequency                                    | —                                                               | 125                  | MHz     |
| $t_{CD2UM}$                | CONF_DONE high to user mode <sup>(3)</sup>        | 175                                                             | 437                  | $\mu$ s |
| $t_{CD2CU}$                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                                         | —                    | —       |
| $t_{CD2UMC}$               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ <sup>(4)</sup> | —                    | —       |

**Notes to Table 54:**

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the “Initialization” section.
- (5) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

## Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

**Table 55. Initialization Clock Source Option and the Maximum Frequency**

| Initialization Clock Source | Configuration Schemes      | Maximum Frequency | Minimum Number of Clock Cycles <sup>(1)</sup> |
|-----------------------------|----------------------------|-------------------|-----------------------------------------------|
| Internal Oscillator         | AS, PS, FPP                | 12.5 MHz          | 8576                                          |
| CLKUSR                      | AS, PS, FPP <sup>(2)</sup> | 125 MHz           |                                               |
| DCLK                        | PS, FPP                    | 125 MHz           |                                               |

**Notes to Table 55:**

- (1) The minimum number of clock cycles required for device initialization.
- (2) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

## Remote System Upgrades

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications**

| Parameter                | Minimum | Maximum | Unit |
|--------------------------|---------|---------|------|
| $t_{RU\_nCONFIG}^{(1)}$  | 250     | —       | ns   |
| $t_{RU\_nRSTIMER}^{(2)}$ | 250     | —       | ns   |

**Notes to Table 56:**

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## User Watchdog Internal Circuitry Timing Specification

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

**Table 57. 12.5-MHz Internal Oscillator Specifications**

| Minimum | Typical | Maximum | Units |
|---------|---------|---------|-------|
| 5.3     | 7.9     | 12.5    | MHz   |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## Programmable IOE Delay

Table 58 lists the Stratix V IOE programmable delay settings.

**Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)**

| Parameter<br>(1) | Available<br>Settings | Min<br>Offset<br>(2) | Fast Model |            | Slow Model |       |       |       |       |             |       |      |
|------------------|-----------------------|----------------------|------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
|                  |                       |                      | Industrial | Commercial | C1         | C2    | C3    | C4    | I2    | I3,<br>I3YY | I4    | Unit |
| D1               | 64                    | 0                    | 0.464      | 0.493      | 0.838      | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2               | 32                    | 0                    | 0.230      | 0.244      | 0.415      | 0.415 | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |

**Table 61. Document Revision History (Part 2 of 3)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|---------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| November 2014 | 3.3     | <ul style="list-style-type: none"> <li>■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.</li> <li>■ Added the I3YY speed grade to the <math>V_{CC}</math> description in Table 6.</li> <li>■ Added the I3YY speed grade to <math>V_{CCHIP\_L}</math>, <math>V_{CCHIP\_R}</math>, <math>V_{CCHSSI\_L}</math>, and <math>V_{CCHSSI\_R}</math> descriptions in Table 7.</li> <li>■ Added 240-<math>\Omega</math> to Table 11.</li> <li>■ Changed CDR PPM tolerance in Table 23.</li> <li>■ Added additional max data rate for fPLL in Table 23.</li> <li>■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.</li> <li>■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.</li> <li>■ Changed CDR PPM tolerance in Table 28.</li> <li>■ Added additional max data rate for fPLL in Table 28.</li> <li>■ Changed the mode descriptions for MLAB and M20K in Table 33.</li> <li>■ Changed the Max value of <math>f_{HCLK\_OUT}</math> for the C2, C2L, I2, I2L speed grades in Table 36.</li> <li>■ Changed the frequency ranges for C1 and C2 in Table 39.</li> <li>■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.</li> <li>■ Added note about nSTATUS to Table 50, Table 51, Table 54.</li> <li>■ Changed the available settings in Table 58.</li> <li>■ Changed the note in “Periphery Performance”.</li> <li>■ Updated the “I/O Standard Specifications” section.</li> <li>■ Updated the “Raw Binary File Size” section.</li> <li>■ Updated the receiver voltage input range in Table 22.</li> <li>■ Updated the max frequency for the LVDS clock network in Table 36.</li> <li>■ Updated the DCLK note to Figure 11.</li> <li>■ Updated Table 23 <math>VO_{CM}</math> (DC Coupled) condition.</li> <li>■ Updated Table 6 and Table 7.</li> <li>■ Added the DCLK specification to Table 55.</li> <li>■ Updated the notes for Table 47.</li> <li>■ Updated the list of parameters for Table 56.</li> </ul> |
| November 2013 | 3.2     | ■ Updated Table 28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| November 2013 | 3.1     | ■ Updated Table 33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| November 2013 | 3.0     | ■ Updated Table 23 and Table 28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| October 2013  | 2.9     | ■ Updated the “Transceiver Characterization” section                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| October 2013  | 2.8     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59</li> <li>■ Added Figure 1 and Figure 3</li> <li>■ Added the “Transceiver Characterization” section</li> <li>■ Removed all “Preliminary” designations.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

**Table 61. Document Revision History (Part 3 of 3)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|---------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| May 2013      | 2.7     | <ul style="list-style-type: none"> <li>■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60</li> <li>■ Added Table 24, Table 48</li> <li>■ Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>                                                                                                                                                                                                                                                                                                                               |
| February 2013 | 2.6     | <ul style="list-style-type: none"> <li>■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46</li> <li>■ Updated “Maximum Allowed Overshoot and Undershoot Voltage”</li> </ul>                                                                                                                                                                                                                                                                                                                                               |
| December 2012 | 2.5     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35</li> <li>■ Added Table 33</li> <li>■ Added “Fast Passive Parallel Configuration Timing”</li> <li>■ Added “Active Serial Configuration Timing”</li> <li>■ Added “Passive Serial Configuration Timing”</li> <li>■ Added “Remote System Upgrades”</li> <li>■ Added “User Watchdog Internal Circuitry Timing Specification”</li> <li>■ Added “Initialization”</li> <li>■ Added “Raw Binary File Size”</li> </ul> |
| June 2012     | 2.4     | <ul style="list-style-type: none"> <li>■ Added Figure 1, Figure 2, and Figure 3.</li> <li>■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> <li>■ Various edits throughout to fix bugs.</li> <li>■ Changed title of document to <i>Stratix V Device Datasheet</i>.</li> <li>■ Removed document from the Stratix V handbook and made it a separate document.</li> </ul>                            |
| February 2012 | 2.3     | <ul style="list-style-type: none"> <li>■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| December 2011 | 2.2     | <ul style="list-style-type: none"> <li>■ Added Table 2–31.</li> <li>■ Updated Table 2–28 and Table 2–34.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| November 2011 | 2.1     | <ul style="list-style-type: none"> <li>■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.</li> <li>■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> <li>■ Various edits throughout to fix SPRs.</li> </ul>                                                                                                                                                                                                                                                                                          |
| May 2011      | 2.0     | <ul style="list-style-type: none"> <li>■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.</li> <li>■ Updated the “DQ Logic Block and Memory Output Clock Jitter Specifications” title.</li> <li>■ Chapter moved to Volume 1.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                     |
| December 2010 | 1.1     | <ul style="list-style-type: none"> <li>■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.</li> <li>■ Converted chapter to the new template.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                           |
| July 2010     | 1.0     | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |