



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	158500
Number of Logic Elements/Cells	420000
Total RAM Bits	37888000
Number of I/O	600
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5sgxma4k3f35c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical Characteristics Page 7

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

Symbol	Description	Devices	Minimum <sup>(4)</sup>	Typical	Maximum <sup>(4)</sup>	Unit
			0.82	0.85	0.88	
V <sub>CCR_GXBR</sub>	Receiver analog power supply (right side)	GX, GS, GT	0.87	0.90	0.93	V
(2)	neceiver analog power supply (right side)	ux, us, u1	0.97	1.0	1.03	V
			1.03	1.05	1.07	
V <sub>CCR_GTBR</sub>	Receiver analog power supply for GT channels (right side)	GT	1.02	1.05	1.08	V
			0.82	0.85	0.88	
V <sub>CCT_GXBL</sub>	Transmitter analog power supply (left side)	GX, GS, GT	0.87	0.90	0.93	V
(2)	Transmitter analog power supply (left side)		0.97	1.0	1.03	
			1.03	1.05	1.07	
		GX, GS, GT	0.82	0.85	0.88	V
V <sub>CCT_GXBR</sub>	Transmitter analog power supply (right side)		0.87	0.90	0.93	
(2)	Transmitter analog power supply (right side)		0.97	1.0	1.03	
			1.03	1.05	1.07	
V <sub>CCT_GTBR</sub>	Transmitter analog power supply for GT channels (right side)	GT	1.02	1.05	1.08	V
V <sub>CCL_GTBR</sub>	Transmitter clock network power supply	GT	1.02	1.05	1.08	V
V <sub>CCH_GXBL</sub>	Transmitter output buffer power supply (left side)	GX, GS, GT	1.425	1.5	1.575	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power supply (right side)	GX, GS, GT	1.425	1.5	1.575	V

#### Notes to Table 7:

<sup>(1)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

<sup>(2)</sup> Refer to Table 8 to select the correct power supply level for your design.

<sup>(3)</sup> When using ATX PLLs, the supply must be 3.0 V.

<sup>(4)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Page 8 Electrical Characteristics

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

Conditions	Core Speed Grade	VCCR_GXB & VCCT_GXB (2)	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:					
■ Data rate > 10.3 Gbps.	All	1.05			
■ DFE is used.					
If ANY of the following conditions are true (1):			3.0		
ATX PLL is used.					
■ Data rate > 6.5Gbps.	All	1.0			
■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.				1.5	V
If ALL of the following	C1, C2, I2, and I3YY	0.90	2.5		
conditions are true:  ATX PLL is not used.					
■ Data rate ≤ 6.5Gbps.	C2L, C3, C4, I2L, I3, I3L, and I4	0.85	2.5		
DFE, AEQ, and EyeQ are not used.					

#### Notes to Table 8:

- (1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.
- (2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

### **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 12 Electrical Characteristics

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) (1)

Symbol	Description	V <sub>CCIO</sub> (V)	Typical	Unit
		3.0	0.189	
	OCT variation with temperature without recalibration	2.5	0.208	
dR/dT		1.8	0.266	%/°C
	Willout recalibration	1.5	0.273	1
		1.2	0.317	

#### Note to Table 13:

(1) Valid for a  $V_{\text{CCIO}}$  range of  $\pm 5\%$  and a temperature range of  $0^\circ$  to  $85^\circ\text{C}.$ 

## **Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices** 

Symbol	Description	Value	Unit
C <sub>IOTB</sub>	Input capacitance on the top and bottom I/O pins	6	pF
C <sub>IOLR</sub>	Input capacitance on the left and right I/O pins	6	pF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output and feedback pins	6	pF

### **Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

Table 15. Hot Socketing Specifications for Stratix V Devices

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 μΑ
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(1)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver pin	50 mA

### Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

Electrical Characteristics Page 13

## **Internal Weak Pull-Up Resistor**

Table 16 lists the weak pull-up resistor values for Stratix V devices.

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

Symbol	Description	V <sub>CC10</sub> Conditions (V) <sup>(3)</sup>	Value <sup>(4)</sup>	Unit
		3.0 ±5%	25	kΩ
		2.5 ±5%	kΩ	
	Value of the I/O pin pull-up resistor before	1.8 ±5%	25	kΩ
R <sub>PU</sub>	and during configuration, as well as user mode if you enable the programmable	1.5 ±5%	25	kΩ
	pull-up resistor option.	1.35 ±5%	25	kΩ
		1.25 ±5%	25	kΩ
		1.2 ±5%	25	kΩ

#### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{\text{CCIO}}$ .
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

Table 17. Single-Ended I/O Standards for Stratix V Devices

1/0		V <sub>CCIO</sub> (V)			V <sub>IL</sub> (V)		(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub>	I <sub>OH</sub>
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mA)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 * V <sub>CCIO</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub> – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 * V <sub>CCIO</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 * V <sub>CCIO</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>CCIO</sub>	2	-2

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

Symbol/	Conditions	Tra	nsceive Grade	r Speed 1	Trai	nsceive Grade	r Speed 2	Transceiver Speed Grade 3			Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	DC Gain Setting = 0		0	_	_	0		_	0	_	dB
	DC Gain Setting = 1		2	_	_	2		_	2	_	dB
Programmable DC gain	DC Gain Setting = 2		4	_		4	_	_	4	_	dB
	DC Gain Setting = 3	_	6	_	_	6	_	_	6	_	dB
	DC Gain Setting = 4	_	8	_	_	8	_	_	8	_	dB
Transmitter											
Supported I/O Standards	_		1.4-V and 1.5-V PCML								
Data rate (Standard PCS)	_	600	_	12200	600	_	12200	600	_	8500/ 10312.5 (24)	Mbps
Data rate (10G PCS)	_	600	_	14100	600	_	12500	600	_	8500/ 10312.5 (24)	Mbps
	85- $\Omega$ setting		85 ± 20%	_	_	85 ± 20%	_	_	85 ± 20%	_	Ω
Differential on-	100-Ω setting		100 ± 20%	_	_	100 ± 20%	_	_	100 ± 20%	_	Ω
chip termination resistors	120-Ω setting	_	120 ± 20%	_	_	120 ± 20%	_	_	120 ± 20%	_	Ω
	150-Ω setting		150 ± 20%	_	_	150 ± 20%	_	_	150 ± 20%	_	Ω
V <sub>OCM</sub> (AC coupled)	0.65-V setting	_	650	_	_	650	_	_	650	_	mV
V <sub>OCM</sub> (DC coupled)	_		650	_	_	650	_	_	650	_	mV
Rise time (7)	20% to 80%	30	_	160	30	_	160	30	_	160	ps
Fall time <sup>(7)</sup>	80% to 20%	30	_	160	30	_	160	30		160	ps
Intra-differential pair skew	Tx V <sub>CM</sub> = 0.5 V and slew rate of 15 ps	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to- channel skew	x6 PMA bonded mode	_	_	120	_	_	120	_	_	120	ps

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

Symbol/	Conditions	Trai	nsceive Grade	r Speed e 1	Trar	sceive Grade	r Speed 2	Tran	sceive Grade	er Speed e 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Inter-transceiver block transmitter channel-to- channel skew	xN PMA bonded mode	ı	ı	500	_	ı	500	_	_	500	ps
CMU PLL											
Supported Data Range	_	600	_	12500	600	_	12500	600	_	8500/ 10312.5 (24)	Mbps
t <sub>pll_powerdown</sub> (15)	_	1	_	_	1	_	_	1	_	_	μs
t <sub>pll_lock</sub> (16)	_	_	_	10	_	_	10	_	_	10	μs
ATX PLL											
	VCO post-divider L=2	8000	_	14100	8000	_	12500	8000	_	8500/ 10312.5 (24)	Mbps
Currented Date	L=4	4000	_	7050	4000	_	6600	4000		6600	Mbps
Supported Data Rate Range	L=8	2000	_	3525	2000	_	3300	2000	_	3300	Mbps
Ç	L=8, Local/Central Clock Divider =2	1000	_	1762.5	1000	_	1762.5	1000	_	1762.5	Mbps
t <sub>pll_powerdown</sub> (15)	_	1	_	_	1	_	_	1	_	_	μs
t <sub>pll_lock</sub> (16)	_			10	_		10	_		10	μs
fPLL											
Supported Data Range	_	600	_	3250/ 3125 <sup>(25)</sup>	600	_	3250/ 3125 <sup>(25)</sup>	600	_	3250/ 3125 <sup>(25)</sup>	Mbps
t <sub>pll_powerdown</sub> (15)	_	1	_	_	1	_	_	1	_		μs

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

Symbol/ Description	Conditions	Transceiver Speed Grade 1		Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t <sub>pll_lock</sub> (16)	_	_	_	10	_	_	10	_	_	10	μs

#### Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the  $V_{CCR\_GXB}$  power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>I TD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll\ powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>nll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (19) For ES devices,  $R_{REF}$  is 2000  $\Omega$  ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Page 26 Switching Characteristics

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

Made (2)	Transceiver	PMA Width	20	20	16	16	10	10	8	8
Mode <sup>(2)</sup>	Speed Grade	PCS/Core Width	40	20	32	16	20	10	16	8
	1	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.5	5.8	5.2	4.72
	2	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.5	5.8	5.2	4.72
	2	C3, I3, I3L core speed grade	9.8	9.0	7.84	7.2	5.3	4.7	4.24	3.76
FIFO		C1, C2, C2L, I2, I2L core speed grade	8.5	8.5	8.5	8.5	6.5	5.8	5.2	4.72
	3	I3YY core speed grade	10.3125	10.3125	7.84	7.2	5.3	4.7	4.24	3.76
		C3, I3, I3L core speed grade	8.5	8.5	7.84	7.2	5.3	4.7	4.24	3.76
		C4, I4 core speed grade	8.5	8.2	7.04	6.56	4.8	4.2	3.84	3.44
	1	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.1	5.7	4.88	4.56
	2	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.1	5.7	4.88	4.56
	2	C3, I3, I3L core speed grade	9.8	9.0	7.92	7.2	4.9	4.5	3.96	3.6
Register		C1, C2, C2L, I2, I2L core speed grade	10.3125	10.3125	10.3125	10.3125	6.1	5.7	4.88	4.56
	3	I3YY core speed grade	10.3125	10.3125	7.92	7.2	4.9	4.5	3.96	3.6
	3 -	C3, I3, I3L core speed grade	8.5	8.5	7.92	7.2	4.9	4.5	3.96	3.6
		C4, I4 core speed grade	8.5	8.2	7.04	6.56	4.4	4.1	3.52	3.28

### Notes to Table 25:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

<sup>(3)</sup> The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

Mode <sup>(2)</sup>	Transceiver	PMA Width	64	40	40	40	32	32			
Widue (2)	Speed Grade	PCS Width	64	66/67	50	40	64/66/67	32			
	1	C1, C2, C2L, I2, I2L core speed grade	14.1	14.1	10.69	14.1	13.6	13.6			
2	2	C1, C2, C2L, I2, I2L core speed grade	12.5	12.5	10.69	12.5	12.5	12.5			
	2	C3, I3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88			
FIFO or Register		C1, C2, C2L, I2, I2L core speed grade	8.5 Gbps								
	3	C3, I3, I3L core speed grade									
	3	C4, I4 core speed grade									
		I3YY core speed grade	10.3125 Gbps								

#### Notes to Table 26:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)  $^{(1)}$ 

Symbol/	Conditions	S	Transceive peed Grade			Transceive Deed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	1
	100 Hz	_	_	-70	_	_	-70	
Transmitter REFCLK	1 kHz	_	_	-90		_	-90	
Phase Noise (622	10 kHz	_	_	-100	_	_	-100	dBc/Hz
MHz) <sup>(18)</sup>	100 kHz	_	_	-110	_	_	-110	
	≥1 MHz		_	-120	_		-120	1
Transmitter REFCLK Phase Jitter (100 MHz) <sup>(15)</sup>	10 kHz to 1.5 MHz (PCle)	_	_	3	_	_	3	ps (rms)
RREF (17)	_	_	1800 ± 1%	_	_	1800 ± 1%	_	Ω
Transceiver Clocks								
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	MHz
Reconfiguration clock (mgmt_clk_clk) frequency		100	_	125	100		125	MHz
Receiver								
Supported I/O Standards	_		1.4-V PCML	, 1.5-V PCML	_, 2.5-V PCI	ML, LVPEC	L, and LVDS	6
Data rate (Standard PCS) (21)	GX channels	600	_	8500	600	_	8500	Mbps
Data rate (10G PCS) (21)	GX channels	600	_	12,500	600	_	12,500	Mbps
Data rate	GT channels	19,600	_	28,050	19,600	_	25,780	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>	GT channels	_	_	1.2		_	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	GT channels	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak	GT channels		_	1.6	_		1.6	V
differential input voltage V <sub>ID</sub> (diff p-p) before device configuration <sup>(20)</sup>	GX channels				(8)			
	GT channels							
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration (16), (20)	$V_{CCR\_GTB} = 1.05 \text{ V} $ $(V_{ICM} = 0.65 \text{ V})$	_	_	2.2	_	_	2.2	V
oomiguration ', ' /	GX channels				(8)		•	•
Minimum differential	GT channels	200	_	_	200		_	mV
eye opening at receiver serial input pins <sup>(4)</sup> , <sup>(20)</sup>	GX channels				(8)			

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5)  $^{(1)}$ 

Symbol/	Conditions		Transceive peed Grade			Transceive Deed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	
Data rate	GT channels	19,600	_	28,050	19,600	_	25,780	Mbps
Differential on-chip	GT channels	_	100	_	_	100	_	Ω
termination resistors	GX channels				(8)		'	
\/ (AO a a   a d\)	GT channels	_	500	_	— 500 — mV  (8)  — 15 — ps  (8)  (8)  (8)	mV		
V <sub>OCM</sub> (AC coupled)	GX channels				(8)		Max	
D'a a /Fall d'acc	GT channels	_	15	_	_	15	_	ps
Rise/Fall time	GX channels		<u>I</u>		(8)	I		Mbps Ω mV ps Mbps μs μs Mbps Mbps Mbps Mbps
Intra-differential pair skew	GX channels				(8)			
Intra-transceiver block transmitter channel-to- channel skew	GX channels				(8)			
Inter-transceiver block transmitter channel-to- channel skew	GX channels				(8)			
CMU PLL								
Supported Data Range	_	600	_	12500	600	_	8500	Mbps
t <sub>pll_powerdown</sub> (13)	_	1	_	_	1	_	_	μs
t <sub>pll_lock</sub> (14)	_	_	_	10	_	_	10	μs
ATX PLL								
	VCO post- divider L=2	8000	_	12500	8000	_	8500	Mbps
	L=4	4000	_	6600	4000	_	6600	Mbps
Supported Data Rate	L=8	2000	_	3300	2000	_	3300	Mbps
Range for GX Channels	L=8, Local/Central Clock Divider =2	1000	_	1762.5	1000	_	1762.5	Mbps
Supported Data Rate Range for GT Channels	VCO post- divider L=2	9800	_	14025	9800	_	12890	Mbps
t <sub>pll_powerdown</sub> (13)	_	1	_	_	1	_	-	μs
t <sub>pll_lock</sub> (14)	_	_	_	10	_	_	10	μs
fPLL			•					
Supported Data Range	_	600	_	3250/ 3.125 <sup>(23)</sup>	600	_		Mbps
t <sub>pll_powerdown</sub> (13)	_	1	_	<u> </u>	1	_	_	μs

Page 36 Switching Characteristics

Figure 4 shows the differential transmitter output waveform.

Figure 4. Differential Transmitter/Receiver Output/Input Waveform




Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

## **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range ( $-40^{\circ}$  to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)	5	_	800 (1)	MHz
f <sub>IN</sub>	Input clock frequency (C3, I3, I3L, and I3YY speed grades)	5	_	800 (1)	MHz
	Input clock frequency (C4, I4 speed grades)	5	_	650 <sup>(1)</sup>	MHz
INPFD	Input frequency to the PFD	5	_	325	MHz
FINPFD	Fractional Input clock frequency to the PFD	50	_	160	MHz
	PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)	600	_	1600	MHz
f <sub>vco</sub> <sup>(9)</sup>	PLL VCO operating range (C3, I3, I3L, I3YY speed grades)	C2L, I2, and I2L speed       5       —       800 (1)         BL, and I3YY speed       5       —       800 (1)         Seed grades)       5       —       650 (1)         Seed grades)       5       —       160         C2, C2L, I2, I2L speed       600       —       1600         B, I3L, I3YY speed       600       —       1600         A speed grades)       600       —       1300         Colock input duty cycle       40       —       60         I global or regional       —       —       650 (2)         I global or regional       —       —       580 (2)         I clock output (C1, C2,       —       —       800 (2)         I clock output (C3, I3,       —       —       667 (2)         I clock output (C4, I4       —       —       553 (2)         Inal clock output (when       45       50       55         Instanton time       —       —       10         Instanton time       —       —       100         Instanton time       —       —       100         Instanton time       —       —       —         Instanton time       —       — <td< td=""><td>MHz</td></td<>	MHz		
	PLL VCO operating range (C4, I4 speed grades)	600	_	1300	MHz
EINDUTY	Input clock or external feedback clock input duty cycle	40	_	60	%
	Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)	_	_	717 (2)	MHz
DUT	Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)	_	_	650 <sup>(2)</sup>	MHz
	Output frequency for an internal global or regional clock (C4, I4 speed grades)	_	_	580 <sup>(2)</sup>	MHz
	Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)	_	_	800 (2)	MHz
f <sub>OUT_EXT</sub>	Output frequency for an external clock output (C3, I3, I3L speed grades)	—	MHz		
	Output frequency for an external clock output (C4, I4 speed grades)	_	_	553 <sup>(2)</sup>	MHz
t <sub>оитриту</sub>	Duty cycle for a dedicated external clock output (when set to <b>50%</b> )	45	50	55	%
FCOMP	External feedback clock compensation time	_		10	ns
DYCONFIGCLK	Dynamic Configuration Clock used for mgmt_clk and scanclk	_	_	100	MHz
Lock	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
DLOCK	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3		MHz
: CLBW	PLL closed-loop medium bandwidth		1.5		MHz
	PLL closed-loop high bandwidth (7)	_	4	_	MHz
PLL_PSERR	Accuracy of PLL phase shift		_	±50	ps
ARESET	Minimum pulse width on the areset signal	10	_	_	ns

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

Cumbal	Conditions		C1		C2,	C2L, I	2, I2L	C3,	I3, I3I	., I3YY		C4,I4	4	IIi.
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Transmitter														
	SERDES factor J = 3 to 10 (9), (11), (12), (13), (14), (15), (16)	(6)	_	1600	(6)	_	1434	(6)	_	1250	(6)	_	1050	Mbps
True Differential	SERDES factor J ≥ 4  LVDS TX with DPA (12), (14), (15), (16)	(6)	_	1600	(6)	_	1600	(6)	_	1600	(6)		1250	Mbps
I/O Standards - f <sub>HSDR</sub> (data rate)	SERDES factor J = 2, uses DDR Registers	(6)	_	(7)	(6)	_	(7)	(6)	_	(7)	(6)	_	(7) N	Mbps
	SERDES factor J = 1, uses SDR Register	(6)	_	(7)	(6)	_	(7)	(6)	_	(7)	(6)	_	(7)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) (10)	SERDES factor J = 4 to 10 (17)	(6)	_	1100	(6)	_	1100	(6)	_	840	(6)		840	Mbps
t <sub>x Jitter</sub> - True Differential	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	160	_	_	160	_	_	160	_	_	160	ps
I/O Standards	Total Jitter for Data Rate < 600 Mbps	_	_	0.1	_	_	0.1	_	_	0.1	_	_	0.1	UI
t <sub>x Jitter</sub> - Emulated Differential I/O Standards	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	300	_	_	300	_	_	300	_	_	325	ps
with Three External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	_	_	0.2	_	_	0.2	_	_	0.2	_	_	0.25	UI

Page 48 Switching Characteristics

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(4)</sup>	Maximum
SPI-4	0000000001111111111	2	128	640 data transitions
Parallel Rapid I/O	00001111	2	128	640 data transitions
Faranei napiu 1/0	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
IVIISCEIIAIIEOUS	01010101	8	32	640 data transitions

#### Notes to Table 37:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps.

Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $\geq$  1.25 Gbps

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

Configuration Specification Page 61

## **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)


Minimum	Typical	Maximum	Unit		
5.3	7.9	12.5	MHz		
10.6	15.7	25.0	MHz		
21.3	31.4	50.0	MHz		
42.6	62.9	100.0	MHz		

#### Notes to Table 52:

- This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



### Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS\_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or  ${\tt CLKUSR}$  pin.
- (3) After the option bit to enable the  $INIT\_DONE$  pin is configured into the device, the  $INIT\_DONE$  goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 1 of 2)

Symbol	Parameter	Minimum	Maximum	Units
t <sub>CO</sub>	DCLK falling edge to AS_DATAO/ASDO output	_	2	ns
t <sub>SU</sub>	Data setup time before falling edge on DCLK	1.5	_	ns
t <sub>H</sub>	Data hold time after falling edge on DCLK	0	_	ns

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

Symbol	Parameter	Minimum	Maximum	Units
t <sub>CD2UM</sub>	CONF_DONE high to user mode (3)	175	437	μS
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$\begin{array}{c} t_{\text{CD2CU}} + (8576 \times \\ \text{CLKUSR period}) \end{array}$	_	_


#### Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 64 I/O Timing

## **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

Parameter	Minimum	Maximum	Unit
t <sub>RU_nCONFIG</sub> (1)	250	_	ns
t <sub>RU_nRSTIMER</sub> (2)	250	_	ns

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

Minimum	Typical	Maximum	Units		
5.3	7.9	12.5	MHz		

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

Parameter (1)	Avoilable	Min	Fast	Model				Slow M	lodel			
	Available Settings		Industrial	Commercial	C1	C2	C3	C4	12	13, 13YY	14	Unit
D1	64	0	0.464	0.493	0.838	0.838	0.924	1.011	0.844	0.921	1.006	ns
D2	32	0	0.230	0.244	0.415	0.415	0.459	0.503	0.417	0.456	0.500	ns

Page 70 Document Revision History

Table 61. Document Revision History (Part 2 of 3)

Date	Version	Changes
November 2014	3.3	■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.
		■ Added the I3YY speed grade to the V <sub>CC</sub> description in Table 6.
		■ Added the I3YY speed grade to V <sub>CCHIP_L</sub> , V <sub>CCHIP_R</sub> , V <sub>CCHSSI_L</sub> , and V <sub>CCHSSI_R</sub> descriptions in Table 7.
		■ Added 240-Ω to Table 11.
		■ Changed CDR PPM tolerance in Table 23.
		■ Added additional max data rate for fPLL in Table 23.
		■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.
		■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.
		■ Changed CDR PPM tolerance in Table 28.
		■ Added additional max data rate for fPLL in Table 28.
		■ Changed the mode descriptions for MLAB and M20K in Table 33.
		■ Changed the Max value of f <sub>HSCLK_OUT</sub> for the C2, C2L, I2, I2L speed grades in Table 36.
		■ Changed the frequency ranges for C1 and C2 in Table 39.
		■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.
		■ Added note about nstatus to Table 50, Table 51, Table 54.
		■ Changed the available settings in Table 58.
		■ Changed the note in "Periphery Performance".
		■ Updated the "I/O Standard Specifications" section.
		■ Updated the "Raw Binary File Size" section.
		■ Updated the receiver voltage input range in Table 22.
		■ Updated the max frequency for the LVDS clock network in Table 36.
		■ Updated the DCLK note to Figure 11.
		■ Updated Table 23 VO <sub>CM</sub> (DC Coupled) condition.
		■ Updated Table 6 and Table 7.
		■ Added the DCLK specification to Table 55.
		■ Updated the notes for Table 47.
		■ Updated the list of parameters for Table 56.
November 2013	3.2	■ Updated Table 28
November 2013	3.1	■ Updated Table 33
November 2013	3.0	■ Updated Table 23 and Table 28
October 2013	2.9	■ Updated the "Transceiver Characterization" section
October 2013	2.8	■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59
		■ Added Figure 1 and Figure 3
		■ Added the "Transceiver Characterization" section
		■ Removed all "Preliminary" designations.