



Welcome to E-XFL.COM

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 158500 |
| Number of Logic Elements/Cells | 420000 |
| Total RAM Bits | 37888000 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1152-BBGA, FCBGA |
| Supplier Device Package | 1152-FBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxma4k3f35i3 |

Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Typ | Max ⁽⁴⁾ | Unit |
|----------------------------|---|------------|--------------------|------|--------------------|------|
| V_{CC} | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades) | — | 0.87 | 0.9 | 0.93 | V |
| | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) ⁽³⁾ | — | 0.82 | 0.85 | 0.88 | V |
| V_{CCPT} | Power supply for programmable power technology | — | 1.45 | 1.50 | 1.55 | V |
| V_{CC_AUX} | Auxiliary supply for the programmable power technology | — | 2.375 | 2.5 | 2.625 | V |
| V_{CCPD} ⁽¹⁾ | I/O pre-driver (3.0 V) power supply | — | 2.85 | 3.0 | 3.15 | V |
| | I/O pre-driver (2.5 V) power supply | — | 2.375 | 2.5 | 2.625 | V |
| V_{CCIO} | I/O buffers (3.0 V) power supply | — | 2.85 | 3.0 | 3.15 | V |
| | I/O buffers (2.5 V) power supply | — | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (1.8 V) power supply | — | 1.71 | 1.8 | 1.89 | V |
| | I/O buffers (1.5 V) power supply | — | 1.425 | 1.5 | 1.575 | V |
| | I/O buffers (1.35 V) power supply | — | 1.283 | 1.35 | 1.45 | V |
| | I/O buffers (1.25 V) power supply | — | 1.19 | 1.25 | 1.31 | V |
| | I/O buffers (1.2 V) power supply | — | 1.14 | 1.2 | 1.26 | V |
| | Configuration pins (3.0 V) power supply | — | 2.85 | 3.0 | 3.15 | V |
| V_{CCPGM} | Configuration pins (2.5 V) power supply | — | 2.375 | 2.5 | 2.625 | V |
| | Configuration pins (1.8 V) power supply | — | 1.71 | 1.8 | 1.89 | V |
| V_{CCA_FPLL} | PLL analog voltage regulator power supply | — | 2.375 | 2.5 | 2.625 | V |
| V_{CCD_FPLL} | PLL digital voltage regulator power supply | — | 1.45 | 1.5 | 1.55 | V |
| V_{CCBAT} ⁽²⁾ | Battery back-up power supply (For design security volatile key register) | — | 1.2 | — | 3.0 | V |
| V_I | DC input voltage | — | -0.5 | — | 3.6 | V |
| V_0 | Output voltage | — | 0 | — | V_{CCIO} | V |
| T_J | Operating junction temperature | Commercial | 0 | — | 85 | °C |
| | | Industrial | -40 | — | 100 | °C |

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Typ | Max ⁽⁴⁾ | Unit |
|---------------|------------------------|------------------|---------------------------|------------|---------------------------|-------------|
| t_{RAMP} | Power supply ramp time | Standard POR | 200 μ s | — | 100 ms | — |
| | | Fast POR | 200 μ s | — | 4 ms | — |

Notes to Table 6:

- (1) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V_{CCBAT} . Stratix V devices will not exit POR if V_{CCBAT} stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|--|---|----------------|-------------------------------|----------------|-------------------------------|-------------|
| V_{CCA_GXBL} ^{(1), (3)} | Transceiver channel PLL power supply (left side) | GX, GS, GT | 2.85 | 3.0 | 3.15 | V |
| | | | 2.375 | 2.5 | 2.625 | |
| V_{CCA_GXR} ^{(1), (3)} | Transceiver channel PLL power supply (right side) | GX, GS | 2.85 | 3.0 | 3.15 | V |
| | | | 2.375 | 2.5 | 2.625 | |
| V_{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | 2.85 | 3.0 | 3.15 | V |
| V_{CCHIP_L} | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| V_{CCHIP_R} | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| V_{CCHSSI_L} | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| V_{CCHSSI_R} | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| V_{CCR_GXBL} ⁽²⁾ | Receiver analog power supply (left side) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.87 | 0.90 | 0.93 | |
| | | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------------------|--|------------|------------------------|---------|------------------------|------|
| V_{CCR_GXBR} ⁽²⁾ | Receiver analog power supply (right side) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.87 | 0.90 | 0.93 | |
| | | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| V_{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| V_{CCT_GXBL} ⁽²⁾ | Transmitter analog power supply (left side) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.87 | 0.90 | 0.93 | |
| | | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| V_{CCT_GXBR} ⁽²⁾ | Transmitter analog power supply (right side) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.87 | 0.90 | 0.93 | |
| | | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| V_{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| V_{CCL_GTBR} | Transmitter clock network power supply | GT | 1.02 | 1.05 | 1.08 | V |
| V_{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |
| V_{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |

Notes to Table 7:

- (1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.
- (2) Refer to Table 8 to select the correct power supply level for your design.
- (3) When using ATX PLLs, the supply must be 3.0 V.
- (4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

Table 9. I/O Pin Leakage Current for Stratix V Devices⁽¹⁾

| Symbol | Description | Conditions | Min | Typ | Max | Unit |
|----------|--------------------|--|-----|-----|-----|---------------|
| I_I | Input pin | $V_I = 0 \text{ V to } V_{CCIO_{MAX}}$ | -30 | — | 30 | μA |
| I_{OZ} | Tri-stated I/O pin | $V_O = 0 \text{ V to } V_{CCIO_{MAX}}$ | -30 | — | 30 | μA |

Note to Table 9:

(1) If $V_O = V_{CCIO}$ to $V_{CCIO_{MAX}}$, 100 μA of leakage current per I/O is expected.

Bus Hold Specifications

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

| Parameter | Symbol | Conditions | V_{CCIO} | | | | | | | | | | Unit | |
|-------------------------|------------|-----------------------------|------------|------|-------|------|-------|------|-------|------|-------|------|---------------|--|
| | | | 1.2 V | | 1.5 V | | 1.8 V | | 2.5 V | | 3.0 V | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Low sustaining current | I_{SUSL} | $V_{IN} > V_{IL}$ (maximum) | 22.5 | — | 25.0 | — | 30.0 | — | 50.0 | — | 70.0 | — | μA | |
| High sustaining current | I_{SUSH} | $V_{IN} < V_{IH}$ (minimum) | -22.5 | — | -25.0 | — | -30.0 | — | -50.0 | — | -70.0 | — | μA | |
| Low overdrive current | I_{ODL} | $0V < V_{IN} < V_{CCIO}$ | — | 120 | — | 160 | — | 200 | — | 300 | — | 500 | μA | |
| High overdrive current | I_{ODH} | $0V < V_{IN} < V_{CCIO}$ | — | -120 | — | -160 | — | -200 | — | -300 | — | -500 | μA | |
| Bus-hold trip point | V_{TRIP} | — | 0.45 | 0.95 | 0.50 | 1.00 | 0.68 | 1.07 | 0.70 | 1.70 | 0.80 | 2.00 | V | |

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices⁽¹⁾ (Part 1 of 2)

| Symbol | Description | Conditions | Calibration Accuracy | | | | Unit |
|------------------------|---|--|----------------------|----------|----------------|----------|------|
| | | | C1 | C2,I2 | C3,I3, I3YY | C4,I4 | |
| $25\text{-}\Omega R_S$ | Internal series termination with calibration (25- Ω setting) | $V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$ | ± 15 | ± 15 | ± 15 | ± 15 | % |

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices⁽¹⁾ (Part 2 of 2)

| Symbol | Description | Conditions | Calibration Accuracy | | | | Unit |
|---|--|--|-----------------------------|--------------|------------------------|--------------|-------------|
| | | | C1 | C2,I2 | C3,I3, I3YY | C4,I4 | |
| 50- Ω R_S | Internal series termination with calibration (50- Ω setting) | $V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$ | ± 15 | ± 15 | ± 15 | ± 15 | % |
| 34- Ω and 40- Ω R_S | Internal series termination with calibration (34- Ω and 40- Ω setting) | $V_{CCIO} = 1.5, 1.35, 1.25, 1.2 \text{ V}$ | ± 15 | ± 15 | ± 15 | ± 15 | % |
| 48- Ω , 60- Ω , 80- Ω , and 240- Ω R_S | Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting) | $V_{CCIO} = 1.2 \text{ V}$ | ± 15 | ± 15 | ± 15 | ± 15 | % |
| 50- Ω R_T | Internal parallel termination with calibration (50- Ω setting) | $V_{CCIO} = 2.5, 1.8, 1.5, 1.2 \text{ V}$ | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω R_T | Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting) | $V_{CCIO} = 1.5, 1.35, 1.25 \text{ V}$ | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 60- Ω and 120- Ω R_T | Internal parallel termination with calibration (60- Ω and 120- Ω setting) | $V_{CCIO} = 1.2$ | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 25- Ω $R_{S_left_shift}$ | Internal left shift series termination with calibration (25- Ω $R_{S_left_shift}$ setting) | $V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$ | ± 15 | ± 15 | ± 15 | ± 15 | % |

Note to Table 11:

- (1) OCT calibration accuracy is valid at the time of calibration only.

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

| Symbol | Description | Conditions | Resistance Tolerance | | | | Unit |
|---------------------------------------|--|---|-----------------------------|--------------|-------------------------|---------------|-------------|
| | | | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | |
| 25- Ω R , 50- Ω R_S | Internal series termination without calibration (25- Ω setting) | $V_{CCIO} = 3.0 \text{ and } 2.5 \text{ V}$ | ± 30 | ± 30 | ± 40 | ± 40 | % |
| 25- Ω R_S | Internal series termination without calibration (25- Ω setting) | $V_{CCIO} = 1.8 \text{ and } 1.5 \text{ V}$ | ± 30 | ± 30 | ± 40 | ± 40 | % |
| 25- Ω R_S | Internal series termination without calibration (25- Ω setting) | $V_{CCIO} = 1.2 \text{ V}$ | ± 35 | ± 35 | ± 50 | ± 50 | % |

Internal Weak Pull-Up Resistor

Table 16 lists the weak pull-up resistor values for Stratix V devices.

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices^{(1), (2)}

| Symbol | Description | V _{CCIO} Conditions (V) ⁽³⁾ | Value ⁽⁴⁾ | Unit |
|-----------------|---|---|----------------------|------|
| R _{PU} | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option. | 3.0 ±5% | 25 | kΩ |
| | | 2.5 ±5% | 25 | kΩ |
| | | 1.8 ±5% | 25 | kΩ |
| | | 1.5 ±5% | 25 | kΩ |
| | | 1.35 ±5% | 25 | kΩ |
| | | 1.25 ±5% | 25 | kΩ |
| | | 1.2 ±5% | 25 | kΩ |

Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL}, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to “Glossary” on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012_486.

Table 17. Single-Ended I/O Standards for Stratix V Devices

| I/O Standard | V _{CCIO} (V) | | | V _{IL} (V) | | V _{IH} (V) | | V _{OL} (V) | V _{OH} (V) | I _{OL} (mA) | I _{OH} (mA) |
|--------------|-----------------------|-----|-------|---------------------|--------------------------|--------------------------|-------------------------|--------------------------|--------------------------|----------------------|----------------------|
| | Min | Typ | Max | Min | Max | Min | Max | Max | Min | | |
| LVTTL | 2.85 | 3 | 3.15 | -0.3 | 0.8 | 1.7 | 3.6 | 0.4 | 2.4 | 2 | -2 |
| LVCMOS | 2.85 | 3 | 3.15 | -0.3 | 0.8 | 1.7 | 3.6 | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| 2.5 V | 2.375 | 2.5 | 2.625 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | 2 | 1 | -1 |
| 1.8 V | 1.71 | 1.8 | 1.89 | -0.3 | 0.35 * V _{CCIO} | 0.65 * V _{CCIO} | V _{CCIO} + 0.3 | 0.45 | V _{CCIO} - 0.45 | 2 | -2 |
| 1.5 V | 1.425 | 1.5 | 1.575 | -0.3 | 0.35 * V _{CCIO} | 0.65 * V _{CCIO} | V _{CCIO} + 0.3 | 0.25 * V _{CCIO} | 0.75 * V _{CCIO} | 2 | -2 |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | 0.35 * V _{CCIO} | 0.65 * V _{CCIO} | V _{CCIO} + 0.3 | 0.25 * V _{CCIO} | 0.75 * V _{CCIO} | 2 | -2 |

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devices

| I/O Standard | V _{CCIO} (V) | | | V _{REF} (V) | | | V _{TT} (V) | | |
|-------------------------|-----------------------|------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|-------------------------|----------------------------|
| | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.418 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} |
| SSTL-12 Class I, II | 1.14 | 1.20 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | — | V _{CCIO} /2 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 | — | V _{CCIO} /2 | — |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.47 * V _{CCIO} | 0.5 * V _{CCIO} | 0.53 * V _{CCIO} | — | V _{CCIO} /2 | — |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | — | — | — |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 1 of 2)

| I/O Standard | V _{IL(DC)} (V) | | V _{IH(DC)} (V) | | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{ol} (mA) | I _{oh} (mA) |
|-------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|----------------------|----------------------|
| | Min | Max | Min | Max | | | | | | |
| SSTL-2 Class I | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.608 | V _{TT} + 0.608 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.81 | V _{TT} + 0.81 | 16.2 | -16.2 |
| SSTL-18 Class I | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | V _{TT} – 0.603 | V _{TT} + 0.603 | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | 8 | -8 |
| SSTL-15 Class II | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | 16 | -16 |
| SSTL-135 Class I, II | — | V _{REF} – 0.09 | V _{REF} + 0.09 | — | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | — |
| SSTL-125 Class I, II | — | V _{REF} – 0.85 | V _{REF} + 0.85 | — | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | — |
| SSTL-12 Class I, II | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | — |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard | V _{IL(DC)} (V) | | V _{IH(DC)} (V) | | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{ol} (mA) | I _{oh} (mA) |
|------------------|-------------------------|-------------------------|-------------------------|--------------------------|-------------------------|-------------------------|---------------------|-------------------------|----------------------|----------------------|
| | Min | Max | Min | Max | Max | Min | Max | Min | | |
| HSTL-18 Class I | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* | V _{CCIO} | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* | V _{CCIO} | 16 | -16 |
| HSUL-12 | — | V _{REF} – 0.13 | V _{REF} + 0.13 | — | V _{REF} – 0.22 | V _{REF} + 0.22 | 0.1* | V _{CCIO} | 0.9* | — |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard | V _{CCIO} (V) | | | V _{SWING(DC)} (V) | | V _{X(AC)} (V) | | | V _{SWING(AC)} (V) | |
|----------------------|-----------------------|------|-------|----------------------------|-------------------------|------------------------------|----------------------|------------------------------|--|--|
| | Min | Typ | Max | Min | Max | Min | Typ | Max | Min | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.2 | — | V _{CCIO} /2 + 0.2 | 0.62 | V _{CCIO} + 0.6 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.175 | — | V _{CCIO} /2 + 0.175 | 0.5 | V _{CCIO} + 0.6 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | — | V _{CCIO} /2 + 0.15 | 0.35 | — |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} – V _{REF}) | 2(V _{IL(AC)} – V _{REF}) |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} – V _{REF}) | — |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | — | V _{REF} – 0.15 | V _{CCIO} /2 | V _{REF} + 0.15 | -0.30 | 0.30 |

Note to Table 20:

- (1) The maximum value for V_{SWING(DC)} is not defined. However, each single-ended signal needs to be within the respective single-ended limits (V_{IH(DC)} and V_{IL(DC)}).

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O Standard | V _{CCIO} (V) | | | V _{DIF(DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | |
|---------------------|-----------------------|-----|-------|--------------------------|-----|------------------------|-----|------|-------------------------|-----|------|--------------------------|-----|
| | Min | Typ | Max | Min | Max | Min | Typ | Max | Min | Typ | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | — | 0.78 | — | 1.12 | 0.78 | — | 1.12 | 0.4 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | — | 0.68 | — | 0.9 | 0.68 | — | 0.9 | 0.4 | — |

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications ⁽¹⁾

| Clock Network | ATX PLL | | | CMU PLL ⁽²⁾ | | | fPLL | | |
|--------------------------------|-------------------------------|---------------------------|---------------------------------------|-------------------------------|---------------------------|---------------------------------------|-------------------------------|---------------------------|---------------------------------------|
| | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span |
| x1 ⁽³⁾ | 14.1 | — | 6 | 12.5 | — | 6 | 3.125 | — | 3 |
| x6 ⁽³⁾ | — | 14.1 | 6 | — | 12.5 | 6 | — | 3.125 | 6 |
| x6 PLL Feedback ⁽⁴⁾ | — | 14.1 | Side-wide | — | 12.5 | Side-wide | — | — | — |
| xN (PCIe) | — | 8.0 | 8 | — | 5.0 | 8 | — | — | — |
| xN (Native PHY IP) | 8.0 | 8.0 | Up to 13 channels above and below PLL | 7.99 | 7.99 | Up to 13 channels above and below PLL | 3.125 | 3.125 | Up to 13 channels above and below PLL |
| | — | 8.01 to 9.8304 | Up to 7 channels above and below PLL | | | | | | |

Notes to Table 24:

- (1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.
- (2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.
- (3) Channel span is within a transceiver bank.
- (4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Table 27 shows the V_{OD} settings for the GX channel.

Table 27. Typical V_{OD} Setting for GX Channel, TX Termination = 100 Ω⁽²⁾

| Symbol | V _{OD} Setting | V _{OD} Value (mV) | V _{OD} Setting | V _{OD} Value (mV) |
|--|-------------------------|----------------------------|-------------------------|----------------------------|
| V _{OD} differential peak to peak typical ⁽³⁾ | 0 ⁽¹⁾ | 0 | 32 | 640 |
| | 1 ⁽¹⁾ | 20 | 33 | 660 |
| | 2 ⁽¹⁾ | 40 | 34 | 680 |
| | 3 ⁽¹⁾ | 60 | 35 | 700 |
| | 4 ⁽¹⁾ | 80 | 36 | 720 |
| | 5 ⁽¹⁾ | 100 | 37 | 740 |
| | 6 | 120 | 38 | 760 |
| | 7 | 140 | 39 | 780 |
| | 8 | 160 | 40 | 800 |
| | 9 | 180 | 41 | 820 |
| | 10 | 200 | 42 | 840 |
| | 11 | 220 | 43 | 860 |
| | 12 | 240 | 44 | 880 |
| | 13 | 260 | 45 | 900 |
| | 14 | 280 | 46 | 920 |
| | 15 | 300 | 47 | 940 |
| | 16 | 320 | 48 | 960 |
| | 17 | 340 | 49 | 980 |
| | 18 | 360 | 50 | 1000 |
| | 19 | 380 | 51 | 1020 |
| | 20 | 400 | 52 | 1040 |
| | 21 | 420 | 53 | 1060 |
| | 22 | 440 | 54 | 1080 |
| | 23 | 460 | 55 | 1100 |
| | 24 | 480 | 56 | 1120 |
| | 25 | 500 | 57 | 1140 |
| | 26 | 520 | 58 | 1160 |
| | 27 | 540 | 59 | 1180 |
| | 28 | 560 | 60 | 1200 |
| | 29 | 580 | 61 | 1220 |
| | 30 | 600 | 62 | 1240 |
| | 31 | 620 | 63 | 1260 |

Note to Table 27:

- (1) If TX termination resistance = 100Ω, this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

Transceiver Characterization

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Table 33. Memory Block Performance Specifications for Stratix V Devices⁽¹⁾, ⁽²⁾ (Part 2 of 2)

| Memory | Mode | Resources Used | | Performance | | | | | | | Unit |
|---------------|--|----------------|--------|-------------|------------|-----|-----|---------|---------------------|-----|------|
| | | ALUTs | Memory | C1 | C2, C2L | C3 | C4 | I2, I2L | I3, I3L, I3YY | I4 | |
| M20K Block | Single-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port with the read-during-write option set to Old Data , all supported widths | 0 | 1 | 525 | 525 | 455 | 400 | 525 | 455 | 400 | MHz |
| | Simple dual-port with ECC enabled, 512 × 32 | 0 | 1 | 450 | 450 | 400 | 350 | 450 | 400 | 350 | MHz |
| | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32 | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |
| | True dual port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | ROM, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |

Notes to Table 33:

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX} .
- (3) The F_{MAX} specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

Table 34. Internal Temperature Sensing Diode Specification

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|--|
| –40°C to 100°C | ±8°C | No | 1 MHz, 500 KHz | < 100 ms | 8 bits | 8 bits |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description | Min | Typ | Max | Unit |
|-----------------------------------|-------|-------|-------|------|
| I_{bias} , diode source current | 8 | — | 200 | μA |
| V_{bias} , voltage across diode | 0.3 | — | 0.9 | V |
| Series resistance | — | — | < 1 | Ω |
| Diode ideality factor | 1.006 | 1.008 | 1.010 | — |

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 2 of 2)

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C4,I4 | 8 | 16 | ps |

Notes to Table 40:

- (1) The typical value equals the average of the minimum and maximum values.
- (2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10 ps) ± 20 ps] = 725 ps ± 20 ps.

Table 41 lists the DQS phase shift error for Stratix V devices.

Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Stratix V Devices (1)

| Number of DQS Delay Buffers | C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|-----------------------------|-----|------------------|-------------------|-------|------|
| 1 | 28 | 28 | 30 | 32 | ps |
| 2 | 56 | 56 | 60 | 64 | ps |
| 3 | 84 | 84 | 90 | 96 | ps |
| 4 | 112 | 112 | 120 | 128 | ps |


Notes to Table 41:

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -2 speed grade is ±78 ps or ±39 ps.

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 1 of 2) (2), (3)

| Clock Network | Parameter | Symbol | C1 | | C2, C2L, I2, I2L | | C3, I3, I3L, I3YY | | C4,I4 | | Unit |
|---------------|------------------------------|-----------------|------|-----|------------------|-----|-------------------|------|-------|------|------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Regional | Clock period jitter | $t_{JIT(per)}$ | -50 | 50 | -50 | 50 | -55 | 55 | -55 | 55 | ps |
| | Cycle-to-cycle period jitter | $t_{JIT(cc)}$ | -100 | 100 | -100 | 100 | -110 | 110 | -110 | 110 | ps |
| | Duty cycle jitter | $t_{JIT(duty)}$ | -50 | 50 | -50 | 50 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| Global | Clock period jitter | $t_{JIT(per)}$ | -75 | 75 | -75 | 75 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| | Cycle-to-cycle period jitter | $t_{JIT(cc)}$ | -150 | 150 | -150 | 150 | -165 | 165 | -165 | 165 | ps |
| | Duty cycle jitter | $t_{JIT(duty)}$ | -75 | 75 | -75 | 75 | -90 | 90 | -90 | 90 | ps |

Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)**Notes to Figure 13:**

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) “r” denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31 .. 0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

Table 51. FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1⁽¹⁾

| Symbol | Parameter | Minimum | Maximum | Units |
|-------------------|---|--|----------------------|-------|
| t_{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t_{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t_{CFG} | nCONFIG low pulse width | 2 | — | μs |
| t_{STATUS} | nSTATUS low pulse width | 268 | 1,506 ⁽²⁾ | μs |
| t_{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μs |
| $t_{CF2CK}^{(5)}$ | nCONFIG high to first rising edge on DCLK | 1,506 | — | μs |
| $t_{ST2CK}^{(5)}$ | nSTATUS high to first rising edge of DCLK | 2 | — | μs |
| t_{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | — | ns |
| t_{DH} | DATA [] hold time after rising edge on DCLK | $N-1/f_{DCLK}^{(5)}$ | — | s |
| t_{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | — | s |
| t_{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | — | s |
| t_{CLK} | DCLK period | $1/f_{MAX}$ | — | s |
| f_{MAX} | DCLK frequency (FPP ×8/×16) | — | 125 | MHz |
| | DCLK frequency (FPP ×32) | — | 100 | MHz |
| t_R | Input rise time | — | 40 | ns |
| t_F | Input fall time | — | 40 | ns |
| t_{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μs |
| t_{CD2CU} | CONF_DONE high to CLKUSR enabled | $4 \times$ maximum DCLK period | — | — |
| t_{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times$ CLKUSR period) ⁽⁴⁾ | — | — |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (5) N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme^{(1), (2)}


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Notes to Table 52:

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 53 lists the timing parameters for AS ×1 and AS ×4 configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Stratix V Devices^{(1), (2)} (Part 1 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t _{CO} | DCLK falling edge to AS_DATA0/ASDO output | — | 2 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | — | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | — | ns |

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol | Parameter | Minimum | Maximum | Units |
|-------------------|---|--|----------------------|-------|
| t_{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t_{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t_{CFG} | nCONFIG low pulse width | 2 | — | μs |
| t_{STATUS} | nSTATUS low pulse width | 268 | 1,506 ⁽¹⁾ | μs |
| t_{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μs |
| $t_{CF2CK}^{(5)}$ | nCONFIG high to first rising edge on DCLK | 1,506 | — | μs |
| $t_{ST2CK}^{(5)}$ | nSTATUS high to first rising edge of DCLK | 2 | — | μs |
| t_{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | — | ns |
| t_{DH} | DATA [] hold time after rising edge on DCLK | 0 | — | ns |
| t_{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | — | s |
| t_{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | — | s |
| t_{CLK} | DCLK period | $1/f_{MAX}$ | — | s |
| f_{MAX} | DCLK frequency | — | 125 | MHz |
| t_{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μs |
| t_{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | — | — |
| t_{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})^{(4)}$ | — | — |

Notes to Table 54:

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the “Initialization” section.
- (5) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

Table 55. Initialization Clock Source Option and the Maximum Frequency

| Initialization Clock Source | Configuration Schemes | Maximum Frequency | Minimum Number of Clock Cycles ⁽¹⁾ |
|-----------------------------|----------------------------|-------------------|---|
| Internal Oscillator | AS, PS, FPP | 12.5 MHz | 8576 |
| CLKUSR | AS, PS, FPP ⁽²⁾ | 125 MHz | |
| DCLK | PS, FPP | 125 MHz | |

Notes to Table 55:

- (1) The minimum number of clock cycles required for device initialization.
- (2) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Table 60. Glossary (Part 4 of 4)

| Letter | Subject | Definitions |
|---------------|----------------|--|
| V | $V_{CM(DC)}$ | DC common mode input voltage. |
| | V_{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| | V_{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| | $V_{DIF(AC)}$ | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| | $V_{DIF(DC)}$ | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| | V_{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| | $V_{IH(AC)}$ | High-level AC input voltage |
| | $V_{IH(DC)}$ | High-level DC input voltage |
| | V_{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| | $V_{IL(AC)}$ | Low-level AC input voltage |
| | $V_{IL(DC)}$ | Low-level DC input voltage |
| | V_{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| | V_{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| | V_{SWING} | Differential input voltage |
| | V_x | Input differential cross point voltage |
| | V_{ox} | Output differential cross point voltage |
| W | W | High-speed I/O block—clock boost factor |
| X | — | — |
| Y | — | — |
| Z | — | — |

Table 61. Document Revision History (Part 2 of 3)

| Date | Version | Changes |
|---------------|---------|--|
| November 2014 | 3.3 | <ul style="list-style-type: none"> ■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1. ■ Added the I3YY speed grade to the V_{CC} description in Table 6. ■ Added the I3YY speed grade to V_{CCHIP_L}, V_{CCHIP_R}, V_{CCHSSI_L}, and V_{CCHSSI_R} descriptions in Table 7. ■ Added 240-Ω to Table 11. ■ Changed CDR PPM tolerance in Table 23. ■ Added additional max data rate for fPLL in Table 23. ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25. ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26. ■ Changed CDR PPM tolerance in Table 28. ■ Added additional max data rate for fPLL in Table 28. ■ Changed the mode descriptions for MLAB and M20K in Table 33. ■ Changed the Max value of f_{HSCLK_OUT} for the C2, C2L, I2, I2L speed grades in Table 36. ■ Changed the frequency ranges for C1 and C2 in Table 39. ■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47. ■ Added note about nSTATUS to Table 50, Table 51, Table 54. ■ Changed the available settings in Table 58. ■ Changed the note in “Periphery Performance”. ■ Updated the “I/O Standard Specifications” section. ■ Updated the “Raw Binary File Size” section. ■ Updated the receiver voltage input range in Table 22. ■ Updated the max frequency for the LVDS clock network in Table 36. ■ Updated the DCLK note to Figure 11. ■ Updated Table 23 VO_{CM} (DC Coupled) condition. ■ Updated Table 6 and Table 7. ■ Added the DCLK specification to Table 55. ■ Updated the notes for Table 47. ■ Updated the list of parameters for Table 56. |
| November 2013 | 3.2 | <ul style="list-style-type: none"> ■ Updated Table 28 |
| November 2013 | 3.1 | <ul style="list-style-type: none"> ■ Updated Table 33 |
| November 2013 | 3.0 | <ul style="list-style-type: none"> ■ Updated Table 23 and Table 28 |
| October 2013 | 2.9 | <ul style="list-style-type: none"> ■ Updated the “Transceiver Characterization” section |
| October 2013 | 2.8 | <ul style="list-style-type: none"> ■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 ■ Added Figure 1 and Figure 3 ■ Added the “Transceiver Characterization” section ■ Removed all “Preliminary” designations. |