



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                     |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                            |
| Number of LABs/CLBs            | 185000                                                                                                                              |
| Number of Logic Elements/Cells | 490000                                                                                                                              |
| Total RAM Bits                 | 46080000                                                                                                                            |
| Number of I/O                  | 696                                                                                                                                 |
| Number of Gates                | -                                                                                                                                   |
| Voltage - Supply               | 0.82V ~ 0.88V                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                  |
| Package / Case                 | 1517-BBGA, FCBGA                                                                                                                    |
| Supplier Device Package        | 1517-FBGA (40x40)                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxma5k2f40i3n">https://www.e-xfl.com/product-detail/intel/5sgxma5k2f40i3n</a> |

**Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)**

| Symbol            | Description            | Condition    | Min <sup>(4)</sup> | Typ | Max <sup>(4)</sup> | Unit |
|-------------------|------------------------|--------------|--------------------|-----|--------------------|------|
| $t_{\text{RAMP}}$ | Power supply ramp time | Standard POR | 200 $\mu\text{s}$  | —   | 100 ms             | —    |
|                   |                        | Fast POR     | 200 $\mu\text{s}$  | —   | 4 ms               | —    |

**Notes to Table 6:**

- (1)  $V_{\text{CCPD}}$  must be 2.5 V when  $V_{\text{CCIO}}$  is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V.  $V_{\text{CCPD}}$  must be 3.0 V when  $V_{\text{CCIO}}$  is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect  $V_{\text{CCBAT}}$  to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors  $V_{\text{CCBAT}}$ . Stratix V devices will not exit POR if  $V_{\text{CCBAT}}$  stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

**Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)**

| Symbol                             | Description                                                                                   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|------------------------------------|-----------------------------------------------------------------------------------------------|------------|------------------------|---------|------------------------|------|
| $V_{\text{CCA\_GXBL}}$<br>(1), (3) | Transceiver channel PLL power supply (left side)                                              | GX, GS, GT | 2.85                   | 3.0     | 3.15                   | V    |
|                                    |                                                                                               |            | 2.375                  | 2.5     | 2.625                  |      |
| $V_{\text{CCA\_GXBR}}$<br>(1), (3) | Transceiver channel PLL power supply (right side)                                             | GX, GS     | 2.85                   | 3.0     | 3.15                   | V    |
|                                    |                                                                                               |            | 2.375                  | 2.5     | 2.625                  |      |
| $V_{\text{CCA\_GTBR}}$             | Transceiver channel PLL power supply (right side)                                             | GT         | 2.85                   | 3.0     | 3.15                   | V    |
| $V_{\text{CCHIP\_L}}$              | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades)               | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                    | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| $V_{\text{CCHIP\_R}}$              | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades)              | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                    | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| $V_{\text{CCHSSI\_L}}$             | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades)                   | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                    | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| $V_{\text{CCHSSI\_R}}$             | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades)                  | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                    | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)     | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| $V_{\text{CCR\_GXBL}}$<br>(2)      | Receiver analog power supply (left side)                                                      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                                    |                                                                                               |            | 0.87                   | 0.90    | 0.93                   |      |
|                                    |                                                                                               |            | 0.97                   | 1.0     | 1.03                   |      |
|                                    |                                                                                               |            | 1.03                   | 1.05    | 1.07                   |      |

**Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)**

| Symbol                 | Description                                                  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|------------------------|--------------------------------------------------------------|------------|------------------------|---------|------------------------|------|
| $V_{CCR\_GXBR}$<br>(2) | Receiver analog power supply (right side)                    | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        |                                                              |            | 0.87                   | 0.90    | 0.93                   |      |
|                        |                                                              |            | 0.97                   | 1.0     | 1.03                   |      |
|                        |                                                              |            | 1.03                   | 1.05    | 1.07                   |      |
| $V_{CCR\_GTBR}$        | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCT\_GXBL}$<br>(2) | Transmitter analog power supply (left side)                  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        |                                                              |            | 0.87                   | 0.90    | 0.93                   |      |
|                        |                                                              |            | 0.97                   | 1.0     | 1.03                   |      |
|                        |                                                              |            | 1.03                   | 1.05    | 1.07                   |      |
| $V_{CCT\_GXBR}$<br>(2) | Transmitter analog power supply (right side)                 | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        |                                                              |            | 0.87                   | 0.90    | 0.93                   |      |
|                        |                                                              |            | 0.97                   | 1.0     | 1.03                   |      |
|                        |                                                              |            | 1.03                   | 1.05    | 1.07                   |      |
| $V_{CCT\_GTBR}$        | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCL\_GTBR}$        | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCH\_GXBL}$        | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| $V_{CCH\_GXBR}$        | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

**Notes to Table 7:**

- (1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.
- (2) Refer to Table 8 to select the correct power supply level for your design.
- (3) When using ATX PLLs, the supply must be 3.0 V.
- (4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

**Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) <sup>(1)</sup>**

| Symbol | Description                                          | V <sub>CCIO</sub> (V) | Typical | Unit              |
|--------|------------------------------------------------------|-----------------------|---------|-------------------|
| dR/dT  | OCT variation with temperature without recalibration | 3.0                   | 0.189   | %/ <sup>o</sup> C |
|        |                                                      | 2.5                   | 0.208   |                   |
|        |                                                      | 1.8                   | 0.266   |                   |
|        |                                                      | 1.5                   | 0.273   |                   |
|        |                                                      | 1.2                   | 0.317   |                   |

**Note to Table 13:**

(1) Valid for a V<sub>CCIO</sub> range of  $\pm 5\%$  and a temperature range of 0° to 85°C.

**Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices**

| Symbol             | Description                                                      | Value | Unit |
|--------------------|------------------------------------------------------------------|-------|------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6     | pF   |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6     | pF   |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6     | pF   |

**Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

**Table 15. Hot Socketing Specifications for Stratix V Devices**

| Symbol                    | Description                                | Maximum             |
|---------------------------|--------------------------------------------|---------------------|
| I <sub>IOPIN</sub> (DC)   | DC current per I/O pin                     | 300 $\mu$ A         |
| I <sub>IOPIN</sub> (AC)   | AC current per I/O pin                     | 8 mA <sup>(1)</sup> |
| I <sub>XCVR-TX</sub> (DC) | DC current per transceiver transmitter pin | 100 mA              |
| I <sub>XCVR-RX</sub> (DC) | DC current per transceiver receiver pin    | 50 mA               |

**Note to Table 15:**

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \, dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

**Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)**

| I/O Standard     | $V_{IL(DC)}$ (V) |                  | $V_{IH(DC)}$ (V) |                   | $V_{IL(AC)}$ (V) | $V_{IH(AC)}$ (V) | $V_{OL}$ (V)      | $V_{OH}$ (V)      | $I_{ol}$ (mA) | $I_{oh}$ (mA) |
|------------------|------------------|------------------|------------------|-------------------|------------------|------------------|-------------------|-------------------|---------------|---------------|
|                  | Min              | Max              | Min              | Max               | Max              | Min              | Max               | Min               |               |               |
| HSTL-18 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-18 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-15 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-15 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-12 Class I  | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 8             | -8            |
| HSTL-12 Class II | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 16            | -16           |
| HSUL-12          | —                | $V_{REF} - 0.13$ | $V_{REF} + 0.13$ | —                 | $V_{REF} - 0.22$ | $V_{REF} + 0.22$ | $0.1^* V_{CCIO}$  | $0.9^* V_{CCIO}$  | —             | —             |

**Table 20. Differential SSTL I/O Standards for Stratix V Devices**

| I/O Standard         | $V_{CCIO}$ (V) |      |       | $V_{SWING(DC)}$ (V) |                  | $V_{X(AC)}$ (V)      |              |                      | $V_{SWING(AC)}$ (V)       |                           |
|----------------------|----------------|------|-------|---------------------|------------------|----------------------|--------------|----------------------|---------------------------|---------------------------|
|                      | Min            | Typ  | Max   | Min                 | Max              | Min                  | Typ          | Max                  | Min                       | Max                       |
| SSTL-2 Class I, II   | 2.375          | 2.5  | 2.625 | 0.3                 | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.2$   | —            | $V_{CCIO}/2 + 0.2$   | 0.62                      | $V_{CCIO} + 0.6$          |
| SSTL-18 Class I, II  | 1.71           | 1.8  | 1.89  | 0.25                | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.175$ | —            | $V_{CCIO}/2 + 0.175$ | 0.5                       | $V_{CCIO} + 0.6$          |
| SSTL-15 Class I, II  | 1.425          | 1.5  | 1.575 | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | —            | $V_{CCIO}/2 + 0.15$  | 0.35                      | —                         |
| SSTL-135 Class I, II | 1.283          | 1.35 | 1.45  | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | $2(V_{IL(AC)} - V_{REF})$ |
| SSTL-125 Class I, II | 1.19           | 1.25 | 1.31  | 0.18                | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | —                         |
| SSTL-12 Class I, II  | 1.14           | 1.2  | 1.26  | 0.18                | —                | $V_{REF} - 0.15$     | $V_{CCIO}/2$ | $V_{REF} + 0.15$     | -0.30                     | 0.30                      |

**Note to Table 20:**

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |     | $V_{X(AC)}$ (V) |     |      | $V_{CM(DC)}$ (V) |     |      | $V_{DIF(AC)}$ (V) |     |
|---------------------|----------------|-----|-------|-------------------|-----|-----------------|-----|------|------------------|-----|------|-------------------|-----|
|                     | Min            | Typ | Max   | Min               | Max | Min             | Typ | Max  | Min              | Typ | Max  | Min               | Max |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.2               | —   | 0.78            | —   | 1.12 | 0.78             | —   | 1.12 | 0.4               | —   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —   | 0.68            | —   | 0.9  | 0.68             | —   | 0.9  | 0.4               | —   |

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |      | $V_{DIF(DC)}$ (V) |                  | $V_{X(AC)}$ (V)         |                  |                         | $V_{CM(DC)}$ (V) |                  |                  | $V_{DIF(AC)}$ (V) |                   |
|---------------------|----------------|-----|------|-------------------|------------------|-------------------------|------------------|-------------------------|------------------|------------------|------------------|-------------------|-------------------|
|                     | Min            | Typ | Max  | Min               | Max              | Min                     | Typ              | Max                     | Min              | Typ              | Max              | Min               | Max               |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26 | 0.16              | $V_{CCIO} + 0.3$ | —                       | $0.5^* V_{CCIO}$ | —                       | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.3               | $V_{CCIO} + 0.48$ |
| HSUL-12             | 1.14           | 1.2 | 1.3  | 0.26              | 0.26             | $0.5^* V_{CCIO} - 0.12$ | $0.5^* V_{CCIO}$ | $0.5^* V_{CCIO} + 0.12$ | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.44              | 0.44              |

**Table 22. Differential I/O Standard Specifications for Stratix V Devices <sup>(7)</sup>**

| I/O Standard                   | $V_{CCIO}$ (V) <sup>(10)</sup>                                                                                                                                                                                       |     |       | $V_{ID}$ (mV) <sup>(8)</sup> |                   |     | $V_{ICM(DC)}$ (V) |                         |       | $V_{OD}$ (V) <sup>(6)</sup> |     |     | $V_{OCM}$ (V) <sup>(6)</sup> |      |       |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-------|------------------------------|-------------------|-----|-------------------|-------------------------|-------|-----------------------------|-----|-----|------------------------------|------|-------|
|                                | Min                                                                                                                                                                                                                  | Typ | Max   | Min                          | Condition         | Max | Min               | Condition               | Max   | Min                         | Typ | Max | Min                          | Typ  | Max   |
| PCML                           | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |     |       |                              |                   |     |                   |                         |       |                             |     |     |                              |      |       |
| 2.5 V LVDS <sup>(1)</sup>      | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.05              | $D_{MAX} \leq 700$ Mbps | 1.8   | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
|                                |                                                                                                                                                                                                                      |     |       |                              |                   | —   | 1.05              | $D_{MAX} > 700$ Mbps    | 1.55  | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
| BLVDS <sup>(5)</sup>           | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 100                          | —                 | —   | —                 | —                       | —     | —                           | —   | —   | —                            | —    | —     |
| RSDS (HIO) <sup>(2)</sup>      | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.3               | —                       | 1.4   | 0.1                         | 0.2 | 0.6 | 0.5                          | 1.2  | 1.4   |
| Mini-LVDS (HIO) <sup>(3)</sup> | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 200                          | —                 | 600 | 0.4               | —                       | 1.325 | 0.25                        | —   | 0.6 | 1                            | 1.2  | 1.4   |
| LVPECL <sup>(4), (9)</sup>     | —                                                                                                                                                                                                                    | —   | —     | 300                          | —                 | —   | 0.6               | $D_{MAX} \leq 700$ Mbps | 1.8   | —                           | —   | —   | —                            | —    | —     |
|                                | —                                                                                                                                                                                                                    | —   | —     | 300                          | —                 | —   | 1                 | $D_{MAX} > 700$ Mbps    | 1.6   | —                           | —   | —   | —                            | —    | —     |

**Notes to Table 22:**

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \leq RL \leq 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

## Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus® II PowerPlay Power Analyzer feature.

Table 25 shows the approximate maximum data rate using the standard PCS.

**Table 25. Stratix V Standard PCS Approximate Maximum Date Rate <sup>(1)</sup>, <sup>(3)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |
|---------------------|-------------------------|---------------------------------------|---------|---------|---------|---------|-----|-----|------|------|
|                     |                         | PCS/Core Width                        | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |
| FIFO                | 1                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     |                         | C3, I3, I3L core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |
|                     |                         | I3YY core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |                         | C3, I3, I3L core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |                         | C4, I4 core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |
| Register            | 1                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     |                         | C3, I3, I3L core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
|                     |                         | I3YY core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |                         | C3, I3, I3L core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |                         | C4, I4 core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |

**Notes to Table 25:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.
- (3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Table 26 shows the approximate maximum data rate using the 10G PCS.

**Table 26. Stratix V 10G PCS Approximate Maximum Data Rate <sup>(1)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 64           | 40    | 40    | 40   | 32       | 32    |
|---------------------|-------------------------|---------------------------------------|--------------|-------|-------|------|----------|-------|
|                     |                         | PCS Width                             | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |
| FIFO or Register    | 1                       | C1, C2, C2L, I2, I2L core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |
|                     |                         | C3, I3, I3L core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5 Gbps     |       |       |      |          |       |
|                     |                         | C3, I3, I3L core speed grade          |              |       |       |      |          |       |
|                     |                         | C4, I4 core speed grade               |              |       |       |      |          |       |
|                     |                         | I3YY core speed grade                 | 10.3125 Gbps |       |       |      |          |       |

**Notes to Table 26:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



Table 27 shows the  $V_{OD}$  settings for the GX channel.

**Table 27. Typical  $V_{OD}$  Setting for GX Channel, TX Termination = 100  $\Omega$  <sup>(2)</sup>**

| Symbol                                                                      | $V_{OD}$ Setting | $V_{OD}$ Value (mV) | $V_{OD}$ Setting | $V_{OD}$ Value (mV) |
|-----------------------------------------------------------------------------|------------------|---------------------|------------------|---------------------|
| <b><math>V_{OD}</math> differential peak to peak typical <sup>(3)</sup></b> | 0 <sup>(1)</sup> | 0                   | 32               | 640                 |
|                                                                             | 1 <sup>(1)</sup> | 20                  | 33               | 660                 |
|                                                                             | 2 <sup>(1)</sup> | 40                  | 34               | 680                 |
|                                                                             | 3 <sup>(1)</sup> | 60                  | 35               | 700                 |
|                                                                             | 4 <sup>(1)</sup> | 80                  | 36               | 720                 |
|                                                                             | 5 <sup>(1)</sup> | 100                 | 37               | 740                 |
|                                                                             | 6                | 120                 | 38               | 760                 |
|                                                                             | 7                | 140                 | 39               | 780                 |
|                                                                             | 8                | 160                 | 40               | 800                 |
|                                                                             | 9                | 180                 | 41               | 820                 |
|                                                                             | 10               | 200                 | 42               | 840                 |
|                                                                             | 11               | 220                 | 43               | 860                 |
|                                                                             | 12               | 240                 | 44               | 880                 |
|                                                                             | 13               | 260                 | 45               | 900                 |
|                                                                             | 14               | 280                 | 46               | 920                 |
|                                                                             | 15               | 300                 | 47               | 940                 |
|                                                                             | 16               | 320                 | 48               | 960                 |
|                                                                             | 17               | 340                 | 49               | 980                 |
|                                                                             | 18               | 360                 | 50               | 1000                |
|                                                                             | 19               | 380                 | 51               | 1020                |
|                                                                             | 20               | 400                 | 52               | 1040                |
|                                                                             | 21               | 420                 | 53               | 1060                |
|                                                                             | 22               | 440                 | 54               | 1080                |
|                                                                             | 23               | 460                 | 55               | 1100                |
|                                                                             | 24               | 480                 | 56               | 1120                |
|                                                                             | 25               | 500                 | 57               | 1140                |
|                                                                             | 26               | 520                 | 58               | 1160                |
|                                                                             | 27               | 540                 | 59               | 1180                |
|                                                                             | 28               | 560                 | 60               | 1200                |
|                                                                             | 29               | 580                 | 61               | 1220                |
|                                                                             | 30               | 600                 | 62               | 1240                |
|                                                                             | 31               | 620                 | 63               | 1260                |

**Note to Table 27:**

- (1) If TX termination resistance = 100 $\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) <sup>(1)</sup>**

| Symbol/<br>Description                                             | Conditions                                   | Transceiver<br>Speed Grade 2 |     |                                | Transceiver<br>Speed Grade 3 |     |                                | Unit |
|--------------------------------------------------------------------|----------------------------------------------|------------------------------|-----|--------------------------------|------------------------------|-----|--------------------------------|------|
|                                                                    |                                              | Min                          | Typ | Max                            | Min                          | Typ | Max                            |      |
| Data rate                                                          | GT channels                                  | 19,600                       | —   | 28,050                         | 19,600                       | —   | 25,780                         | Mbps |
| Differential on-chip<br>termination resistors                      | GT channels                                  | —                            | 100 | —                              | —                            | 100 | —                              | Ω    |
|                                                                    | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| V <sub>OCM</sub> (AC coupled)                                      | GT channels                                  | —                            | 500 | —                              | —                            | 500 | —                              | mV   |
|                                                                    | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Rise/Fall time                                                     | GT channels                                  | —                            | 15  | —                              | —                            | 15  | —                              | ps   |
|                                                                    | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Intra-differential pair<br>skew                                    | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Intra-transceiver block<br>transmitter channel-to-<br>channel skew | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| Inter-transceiver block<br>transmitter channel-to-<br>channel skew | GX channels                                  | (8)                          |     |                                |                              |     |                                |      |
| CMU PLL                                                            |                                              |                              |     |                                |                              |     |                                |      |
| Supported Data Range                                               | —                                            | 600                          | —   | 12500                          | 600                          | —   | 8500                           | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —                                            | 1                            | —   | —                              | 1                            | —   | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —                                            | —                            | —   | 10                             | —                            | —   | 10                             | μs   |
| ATX PLL                                                            |                                              |                              |     |                                |                              |     |                                |      |
| Supported Data Rate<br>Range for GX Channels                       | VCO post-<br>divider L=2                     | 8000                         | —   | 12500                          | 8000                         | —   | 8500                           | Mbps |
|                                                                    | L=4                                          | 4000                         | —   | 6600                           | 4000                         | —   | 6600                           | Mbps |
|                                                                    | L=8                                          | 2000                         | —   | 3300                           | 2000                         | —   | 3300                           | Mbps |
|                                                                    | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | —   | 1762.5                         | 1000                         | —   | 1762.5                         | Mbps |
| Supported Data Rate<br>Range for GT Channels                       | VCO post-<br>divider L=2                     | 9800                         | —   | 14025                          | 9800                         | —   | 12890                          | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —                                            | 1                            | —   | —                              | 1                            | —   | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —                                            | —                            | —   | 10                             | —                            | —   | 10                             | μs   |
| fPLL                                                               |                                              |                              |     |                                |                              |     |                                |      |
| Supported Data Range                                               | —                                            | 600                          | —   | 3250/<br>3.125 <sup>(23)</sup> | 600                          | —   | 3250/<br>3.125 <sup>(23)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —                                            | 1                            | —   | —                              | 1                            | —   | —                              | μs   |

Figure 4 shows the differential transmitter output waveform.

**Figure 4. Differential Transmitter/Receiver Output/Input Waveform**



Figure 5 shows the Stratix V AC gain curves for GT channels.

**Figure 5. AC Gain Curves for GT Channels**

Figure 6 shows the Stratix V DC gain curves for GT channels.

---

**Figure 6. DC Gain Curves for GT Channels**

---

---

**Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

### Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

**Table 30. Clock Tree Performance for Stratix V Devices <sup>(1)</sup>**

| Symbol                    | Performance              |                       |        | Unit |
|---------------------------|--------------------------|-----------------------|--------|------|
|                           | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 |      |
| Global and Regional Clock | 717                      | 650                   | 580    | MHz  |
| Periphery Clock           | 550                      | 500                   | 500    | MHz  |

**Note to Table 30:**

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 4)**

| Symbol                                                                                                                           | Conditions                                                                    | C1  |     |      | C2, C2L, I2, I2L |     |      | C3, I3, I3L, I3YY |     |      | C4,I4 |     |      | Unit |
|----------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|-----|-----|------|------------------|-----|------|-------------------|-----|------|-------|-----|------|------|
|                                                                                                                                  |                                                                               | Min | Typ | Max  | Min              | Typ | Max  | Min               | Typ | Max  | Min   | Typ | Max  |      |
| Transmitter                                                                                                                      |                                                                               |     |     |      |                  |     |      |                   |     |      |       |     |      |      |
| True Differential I/O Standards - f <sub>HSDR</sub> (data rate)                                                                  | SERDES factor J = 3 to 10 <sup>(9), (11), (12), (13), (14), (15), (16)</sup>  | (6) | —   | 1600 | (6)              | —   | 1434 | (6)               | —   | 1250 | (6)   | —   | 1050 | Mbps |
|                                                                                                                                  | SERDES factor J ≥ 4<br><br>LVDS TX with DPA <sup>(12), (14), (15), (16)</sup> | (6) | —   | 1600 | (6)              | —   | 1600 | (6)               | —   | 1600 | (6)   | —   | 1250 | Mbps |
|                                                                                                                                  | SERDES factor J = 2,<br>uses DDR Registers                                    | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
|                                                                                                                                  | SERDES factor J = 1,<br>uses SDR Register                                     | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) <sup>(10)</sup> | SERDES factor J = 4 to 10 <sup>(17)</sup>                                     | (6) | —   | 1100 | (6)              | —   | 1100 | (6)               | —   | 840  | (6)   | —   | 840  | Mbps |
| t <sub>x Jitter</sub> - True Differential I/O Standards                                                                          | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 160  | —                | —   | 160  | —                 | —   | 160  | —     | —   | 160  | ps   |
|                                                                                                                                  | Total Jitter for Data Rate < 600 Mbps                                         | —   | —   | 0.1  | —                | —   | 0.1  | —                 | —   | 0.1  | —     | —   | 0.1  | UI   |
| t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three External Output Resistor Network                          | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 300  | —                | —   | 300  | —                 | —   | 300  | —     | —   | 325  | ps   |
|                                                                                                                                  | Total Jitter for Data Rate < 600 Mbps                                         | —   | —   | 0.2  | —                | —   | 0.2  | —                 | —   | 0.2  | —     | —   | 0.25 | UI   |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 3 of 4)**

| Symbol                                                     | Conditions                                                                                                                          | C1             |     |                | C2, C2L, I2, I2L |     |                | C3, I3, I3L, I3YY |     |                | C4, I4         |     |                | Unit |
|------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|----------------|-----|----------------|------------------|-----|----------------|-------------------|-----|----------------|----------------|-----|----------------|------|
|                                                            |                                                                                                                                     | Min            | Typ | Max            | Min              | Typ | Max            | Min               | Typ | Max            | Min            | Typ | Max            |      |
| $t_{DUTY}$                                                 | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards                                           | 45             | 50  | 55             | 45               | 50  | 55             | 45                | 50  | 55             | 45             | 50  | 55             | %    |
| $t_{RISE}$ & $t_{FALL}$                                    | True Differential I/O Standards                                                                                                     | —              | —   | 160            | —                | —   | 160            | —                 | —   | 200            | —              | —   | 200            | ps   |
|                                                            | Emulated Differential I/O Standards with three external output resistor networks                                                    | —              | —   | 250            | —                | —   | 250            | —                 | —   | 250            | —              | —   | 300            | ps   |
| TCCS                                                       | True Differential I/O Standards                                                                                                     | —              | —   | 150            | —                | —   | 150            | —                 | —   | 150            | —              | —   | 150            | ps   |
|                                                            | Emulated Differential I/O Standards                                                                                                 | —              | —   | 300            | —                | —   | 300            | —                 | —   | 300            | —              | —   | 300            | ps   |
| <b>Receiver</b>                                            |                                                                                                                                     |                |     |                |                  |     |                |                   |     |                |                |     |                |      |
| True Differential I/O Standards - $f_{HSDRDP}$ (data rate) | SERDES factor J = 3 to 10 <sup>(11)</sup> , <sup>(12)</sup> , <sup>(13)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup> | 150            | —   | 1434           | 150              | —   | 1434           | 150               | —   | 1250           | 150            | —   | 1050           | Mbps |
|                                                            | SERDES factor J $\geq 4$                                                                                                            | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|                                                            | LVDS RX with DPA <sup>(12)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup>                                              | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|                                                            | SERDES factor J = 2, uses DDR Registers                                                                                             | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |
|                                                            | SERDES factor J = 1, uses SDR Register                                                                                              | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 4 of 4)**

| Symbol                        | Conditions                              | C1  |     |           | C2, C2L, I2, I2L |     |           | C3, I3, I3L, I3YY |     |           | C4, I4 |     |           | Unit  |
|-------------------------------|-----------------------------------------|-----|-----|-----------|------------------|-----|-----------|-------------------|-----|-----------|--------|-----|-----------|-------|
|                               |                                         | Min | Typ | Max       | Min              | Typ | Max       | Min               | Typ | Max       | Min    | Typ | Max       |       |
| f <sub>HSDR</sub> (data rate) | SERDES factor J = 3 to 10               | (6) | —   | (8)       | (6)              | —   | (8)       | (6)               | —   | (8)       | (6)    | —   | (8)       | Mbps  |
|                               | SERDES factor J = 2, uses DDR Registers | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps  |
|                               | SERDES factor J = 1, uses SDR Register  | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps  |
| <b>DPA Mode</b>               |                                         |     |     |           |                  |     |           |                   |     |           |        |     |           |       |
| DPA run length                | —                                       | —   | —   | 1000<br>0 | —                | —   | 1000<br>0 | —                 | —   | 1000<br>0 | —      | —   | 1000<br>0 | UI    |
| <b>Soft CDR mode</b>          |                                         |     |     |           |                  |     |           |                   |     |           |        |     |           |       |
| Soft-CDR PPM tolerance        | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ± PPM |
| <b>Non DPA Mode</b>           |                                         |     |     |           |                  |     |           |                   |     |           |        |     |           |       |
| Sampling Window               | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ps    |

**Notes to Table 36:**

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.



**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices <sup>(1)</sup>, (Part 2 of 2) <sup>(2)</sup>, <sup>(3)</sup>**

| Clock Network | Parameter                    | Symbol          | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L, I3YY |     | C4,I4 |     | Unit |
|---------------|------------------------------|-----------------|-------|------|------------------|------|-------------------|-----|-------|-----|------|
|               |                              |                 | Min   | Max  | Min              | Max  | Min               | Max | Min   | Max |      |
| PHY Clock     | Clock period jitter          | $t_{JIT(per)}$  | -25   | 25   | -25              | 25   | -30               | 30  | -35   | 35  | ps   |
|               | Cycle-to-cycle period jitter | $t_{JIT(cc)}$   | -50   | 50   | -50              | 50   | -60               | 60  | -70   | 70  | ps   |
|               | Duty cycle jitter            | $t_{JIT(duty)}$ | -37.5 | 37.5 | -37.5            | 37.5 | -45               | 45  | -56   | 56  | ps   |

**Notes to Table 42:**

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

**OCT Calibration Block Specifications**

Table 43 lists the OCT calibration block specifications for Stratix V devices.

**Table 43. OCT Calibration Block Specifications for Stratix V Devices**

| Symbol         | Description                                                                                                                                                                             | Min | Typ  | Max | Unit   |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|-----|--------|
| OCTUSRCLK      | Clock required by the OCT calibration blocks                                                                                                                                            | —   | —    | 20  | MHz    |
| $T_{OCTCAL}$   | Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration                                                                                                                 | —   | 1000 | —   | Cycles |
| $T_{OCTSHIFT}$ | Number of OCTUSRCLK clock cycles required for the OCT code to shift out                                                                                                                 | —   | 32   | —   | Cycles |
| $T_{RS\_RT}$   | Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | —   | 2.5  | —   | ns     |

Figure 10 shows the timing diagram for the `oe` and `dyn_term_ctrl` signals.

**Figure 10. Timing Diagram for `oe` and `dyn_term_ctrl` Signals**

**Table 46. JTAG Timing Parameters and Values for Stratix V Devices**

| Symbol     | Description                              | Min | Max               | Unit |
|------------|------------------------------------------|-----|-------------------|------|
| $t_{JPH}$  | JTAG port hold time                      | 5   | —                 | ns   |
| $t_{JPCO}$ | JTAG port clock to output                | —   | 11 <sup>(1)</sup> | ns   |
| $t_{JPZX}$ | JTAG port high impedance to valid output | —   | 14 <sup>(1)</sup> | ns   |
| $t_{JPXZ}$ | JTAG port valid output to high impedance | —   | 14 <sup>(1)</sup> | ns   |

**Notes to Table 46:**

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

## Raw Binary File Size

For the POR delay specification, refer to the “POR Delay Specification” section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices”.

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

**Table 47. Uncompressed .rbf Sizes for Stratix V Devices**

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|--------------|--------|------------------------------|--------------------------------|--------------------------------------------|
| Stratix V GX | 5SGXA3 | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                                    |
|              |        | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                                    |
|              | 5SGXA4 | —                            | 213,798,880                    | 563,672                                    |
|              | 5SGXA5 | —                            | 269,979,008                    | 562,392                                    |
|              | 5SGXA7 | —                            | 269,979,008                    | 562,392                                    |
|              | 5SGXA9 | —                            | 342,742,976                    | 700,888                                    |
|              | 5SGXAB | —                            | 342,742,976                    | 700,888                                    |
|              | 5SGXB5 | —                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB6 | —                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB9 | —                            | 342,742,976                    | 700,888                                    |
|              | 5SGXBB | —                            | 342,742,976                    | 700,888                                    |
| Stratix V GT | 5SGTC5 | —                            | 269,979,008                    | 562,392                                    |
|              | 5SGTC7 | —                            | 269,979,008                    | 562,392                                    |
| Stratix V GS | 5SGSD3 | —                            | 137,598,880                    | 564,504                                    |
|              | 5SGSD4 | F1517                        | 213,798,880                    | 563,672                                    |
|              |        | —                            | 137,598,880                    | 564,504                                    |
|              | 5SGSD5 | —                            | 213,798,880                    | 563,672                                    |
|              | 5SGSD6 | —                            | 293,441,888                    | 565,528                                    |
|              | 5SGSD8 | —                            | 293,441,888                    | 565,528                                    |

**Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)****Notes to Figure 13:**

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31 . . 0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

**Table 53. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Symbol       | Parameter                                         | Minimum                                          | Maximum | Units |
|--------------|---------------------------------------------------|--------------------------------------------------|---------|-------|
| $t_{CD2UM}$  | CONF_DONE high to user mode <sup>(3)</sup>        | 175                                              | 437     | μs    |
| $t_{CD2CU}$  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                          | —       | —     |
| $t_{CD2UMC}$ | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ | —       | —     |

**Notes to Table 53:**

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (2)  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

**Figure 15. PS Configuration Timing Waveform <sup>(1)</sup>****Notes to Figure 15:**

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF\_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

**Table 60. Glossary (Part 4 of 4)**

| Letter   | Subject       | Definitions                                                                                                                                                      |
|----------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>V</b> | $V_{CM(DC)}$  | DC common mode input voltage.                                                                                                                                    |
|          | $V_{ICM}$     | Input common mode voltage—The common mode of the differential signal at the receiver.                                                                            |
|          | $V_{ID}$      | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |
|          | $V_{DIF(AC)}$ | AC differential input voltage—Minimum AC input differential voltage required for switching.                                                                      |
|          | $V_{DIF(DC)}$ | DC differential input voltage— Minimum DC input differential voltage required for switching.                                                                     |
|          | $V_{IH}$      | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.                                            |
|          | $V_{IH(AC)}$  | High-level AC input voltage                                                                                                                                      |
|          | $V_{IH(DC)}$  | High-level DC input voltage                                                                                                                                      |
|          | $V_{IL}$      | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.                                              |
|          | $V_{IL(AC)}$  | Low-level AC input voltage                                                                                                                                       |
|          | $V_{IL(DC)}$  | Low-level DC input voltage                                                                                                                                       |
|          | $V_{OCM}$     | Output common mode voltage—The common mode of the differential signal at the transmitter.                                                                        |
|          | $V_{OD}$      | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
|          | $V_{SWING}$   | Differential input voltage                                                                                                                                       |
|          | $V_X$         | Input differential cross point voltage                                                                                                                           |
|          | $V_{OX}$      | Output differential cross point voltage                                                                                                                          |
| <b>W</b> | W             | High-speed I/O block—clock boost factor                                                                                                                          |
| <b>X</b> | —             | —                                                                                                                                                                |
| <b>Y</b> |               |                                                                                                                                                                  |
| <b>Z</b> |               |                                                                                                                                                                  |