



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	185000
Number of Logic Elements/Cells	490000
Total RAM Bits	46080000
Number of I/O	840
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (Tj)
Package / Case	1932-BBGA, FCBGA
Supplier Device Package	1932-FBGA, FC (45x45)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/5sgxma5n3f45i3ln">https://www.e-xfl.com/product-detail/intel/5sgxma5n3f45i3ln</a>



## Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

Symbol	Description	Condition	Mfg	Typ	Max <sup>(4)</sup>	Unit
$V_{CC}$	Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)	—	0.87	0.9	0.93	V
	Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades <sup>(3)</sup> )	—	0.82	0.85	0.88	V
$V_{CCPT}$	Power supply for programmable power technology	—	1.45	1.50	1.55	V
$V_{CC\_AUX}$	Auxiliary supply for the programmable power technology	—	2.375	2.5	2.625	V
$V_{CCPD}^{(1)}$	I/O pre-driver (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	2.625	V
$V_{CCIO}$	I/O buffers (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	—	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	—	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	—	1.283	1.35	1.45	V
	I/O buffers (1.25 V) power supply	—	1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply	—	1.14	1.2	1.26	V
$V_{CCPGM}$	Configuration pins (3.0 V) power supply	—	2.85	3.0	3.15	V
	Configuration pins (2.5 V) power supply	—	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	—	1.71	1.8	1.89	V
$V_{CCA\_FPLL}$	PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
$V_{CCD\_FPLL}$	PLL digital voltage regulator power supply	—	1.45	1.5	1.55	V
$V_{CCBAT}^{(2)}$	Battery back-up power supply (For design security volatile key register)	—	1.2	—	3.0	V
$V_I$	DC input voltage	—	-0.5	—	3.6	V
$V_O$	Output voltage	—	0	—	$V_{CCIO}$	V
$T_J$	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (Part 2 of 2)

Symbol	Description	Conditions	Calibration Accuracy				Unit
			C1	C2,I2	C3,I3, I3YY	C4,I4	
50-: $R_S$	Internal series termination with calibration (50-: setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	%
34-: and 40-: $R_S$	Internal series termination with calibration (34-: and 40-: setting)	$V_{CCIO} = 1.5, 1.35, 1.25, 1.2 \text{ V}$	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	%
48-: - : 80-: and 240-: $R_S$	Internal series termination with calibration (48-: 60-: 80-: and - : setting)	$V_{CCIO} = 1.2 \text{ V}$	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	%
50-: $R_T$	Internal parallel termination with calibration (50-: setting)	$V_{CCIO} = 2.5, 1.8, 1.5, 1.2 \text{ V}$	-10 to +40	-10 to +40	-10 to +40	-10 to -40	%
20-: , 30-: , 40-: , 60-: and 120-: $R_T$	Internal parallel termination with calibration (20-: , 30-: 40-: , 60-: and 120-: setting)	$V_{CCIO} = 1.5, 1.35, 1.25 \text{ V}$	-10 to +40	-10 to +40	-10 to +40	-10 to -40	%
60-: and 120-: $R_T$	Internal parallel termination with calibration (60-: and 120-: setting)	$V_{CCIO} = 1.2$	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%
25-: $R_{S\_left\_shift}$	Internal left shift series termination with calibration (25-: $R_{S\_left\_shift}$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	%

Note to Table 11

(1) OCT calibration accuracy valid at the time of calibration only.

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

Symbol	Description	Conditions	Resistance Tolerance				Unit
			C1	C2,I2	C3, I3, I3YY	C4, I4	
25-: $R$ , 50-: $R_S$	Internal series termination without calibration (25-: setting)	$V_{CCIO} = 3.0 \text{ and } 2.5 \text{ V}$	$\pm 30$	$\pm 30$	$\pm 40$	$\pm 40$	%
25-: $R_S$	Internal series termination without calibration (25-: setting)	$V_{CCIO} = 1.8 \text{ and } 1.5 \text{ V}$	$\pm 30$	$\pm 30$	$\pm 40$	$\pm 40$	%
25-: $R_S$	Internal series termination without calibration (25-: setting)	$V_{CCIO} = 1.2 \text{ V}$	$\pm 35$	$\pm 35$	$\pm 50$	$\pm 50$	%

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2<sup>1</sup> of 2)

Symbol	Description	$\Delta V_{cid}(V)$	Typical	Unit
$dR/dT$	OCT variation with temperature without recalibration	3.0	0.189	%/°C
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.2	0.317	

Note to Table 13

(1) Valid for a  $V_{cio}$  range of  $\pm 5\%$  and a temperature range of 0° to 85°C.

#### Pin Capacitance

Table 14 lists the Stratix V device family pin capacitance.

Table 14. Pin Capacitance for Stratix V Devices

Symbol	Description	Value	Unit
$C_{iotb}$	Input capacitance on the top and bottom I/O pins	6	pF
$C_{iols}$	Input capacitance on the left and right I/O pins	6	pF
$C_{outfb}$	Input capacitance on dual-purpose clock output and feedback pins	6	pF

#### Hot Socketing

Table 15 lists the hot socketing specifications for Stratix V devices.

Table 15. Hot Socketing Specifications for Stratix V Devices

Symbol	Description	Maximum
$I_{iopin}(\text{DC})$	DC current per I/O pin	30mA
$I_{iopin}(\text{AC})$	AC current per I/O pin	8 mA
$I_{xcvr-tx}(\text{DC})$	DC current per transceiver transmitter pin	100 mA
$I_{xcvr-rx}(\text{DC})$	DC current per transceiver receiver pin	50 mA

Note to Table 15

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than  $10 \text{ ns} = C \frac{dv}{dt}$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devices

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>T</sub> (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>
SSTL-135 Class I, II	1.283	1.35	1.418	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>
SSTL-125 Class I, II	1.19	1.25	1.26	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>
SSTL-12 Class I, II	1.14	1.20	1.26	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	V <sub>CCIO</sub> /2	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	V <sub>CCIO</sub> /2	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.53 * V <sub>CCIO</sub>	—	V <sub>CCIO</sub> /2	—
HSUL-12	1.14	1.2	1.3	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	—	—	—

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 1 of 2)

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>H(DC)</sub> (V)		V <sub>L(AC)</sub> (V)	V <sub>H(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>ol</sub> (mA)	I <sub>oh</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> – 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> – 0.28	13.4	-13.4
SSTL-15 Class I	—	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> – 0.175	V <sub>REF</sub> + 0.175	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	8	-8
SSTL-15 Class II	—	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> – 0.175	V <sub>REF</sub> + 0.175	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	16	-16
SSTL-135 Class I, II	—	V <sub>REF</sub> – 0.09	V <sub>REF</sub> + 0.09	—	V <sub>REF</sub> – 0.16	V <sub>REF</sub> + 0.16	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	—	—
SSTL-125 Class I, II	—	V <sub>REF</sub> – 0.85	V <sub>REF</sub> + 0.85	—	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	—	—
SSTL-12 Class I, II	—	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	—	—

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate

Mode <sup>(2)</sup>	Transceiver Speed Grade	PMA Width	64	40	40	40	32	32
		PCS Width	64	66/67	50	40	64/66/67	32
FIFO or Register	1	C1, C2, C2L, I2, I2L core speed grade	14.1	14.1	10.69	14.1	13.6	13.6
	2	C1, C2, C2L, I2, I2L core speed grade	12.5	12.5	10.69	12.5	12.5	12.5
		C3, I3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88
	3	C1, C2, C2L, I2, I2L core speed grade	8.5 Gbps					
		C3, I3, I3L core speed grade						
		C4, I4 core speed grade						
		I3YY core speed grade	10.3125 Gbps					

#### Notes to Table 26

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode pointers are fixed for low latency.

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)

Symbol/ Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
		Min	Typ	Max	Min	Typ	Max	
Differential on-chip termination resistor <sup>(5)</sup>	GT channels	—	100	—	—	100	—	—
Differential on-chip termination resistors for GX channels <sup>(9)</sup>	85:- setting	—	85±30%	—	—	85±30%	—	—
	100:- setting	—	100±30%	—	—	100±30%	—	—
	120:- setting	—	120±30%	—	—	120±30%	—	—
	150:- setting	—	150±30%	—	—	150±30%	—	—
	V <sub>ICM</sub> (AC coupled)	GT channels	—	650	—	—	650	— mV
VICM (AC and DC coupled) for GX Channels	VCCR_GXB = 0.85 V or 0.9 V	—	600	—	—	600	—	mV
	VCCR_GXB = 1.0 V full bandwidth	—	700	—	—	700	—	mV
	VCCR_GXB = 1.0 V half bandwidth	—	750	—	—	750	—	mV
t <sub>LTR</sub> <sup>(9)</sup>	—	—	—	10	—	—	10	μs
t <sub>LTD</sub> <sup>(10)</sup>	—	4	—	—	4	—	—	μs
t <sub>LTD_manual</sub> <sup>(11)</sup>	—	4	—	—	4	—	—	μs
t <sub>LTR_LTD_manual</sub> <sup>(12)</sup>	—	15	—	—	15	—	—	μs
Run Length	GT channels	—	—	72	—	—	72	CID
	GX channels	(8)						
CDR PPM	GT channels	—	—	1000	—	—	1000	± PPM
	GX channels	(8)						
Programmable equalization (AC Gain) <sup>(5)</sup>	GT channels	—	—	14	—	—	14	dB
	GX channels	(8)						
Programmable DC gain <sup>(6)</sup>	GT channels	—	—	7.5	—	—	7.5	dB
	GX channels	(8)						
Differential on-chip termination resistor <sup>(5)</sup>	GT channels	—	100	—	—	100	—	—
Transmitter								
Supported I/O Standards	—	1.4-V and 1.5-V PCML						
Data rate (Standard PCS)	GX channels	600	—	8500	600	—	8500	Mbps
Data rate (10G PCS)	GX channels	600	—	12,500	600	—	12,500	Mbps

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5)

Symbol/ Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
		Min	Typ	Max	Min	Typ	Max	
Data rate	GT channels	19,600	—	28,050	19,600	—	25,780	Mbps
Differential on-chip termination resistors	GT channels	—	100	—	—	100	—	—
	GX channels	(8)						
$V_{OCM}$ (AC coupled)	GT channels	—	500	—	—	500	—	mV
	GX channels	(8)						
Rise/Fall time	GT channels	—	15	—	—	15	—	ps
	GX channels	(8)						
Intra-differential pair skew	GX channels	(8)						
Intra-transceiver block transmitter channel-to-channel skew	GX channels	(8)						
Inter-transceiver block transmitter channel-to-channel skew	GX channels	(8)						
CMU PLL								
Supported Data Range	—	600	—	12500	600	—	8500	Mbps
$t_{pll\_powerdown}^{(13)}$	—	1	—	—	1	—	—	μs
$t_{pll\_lock}^{(14)}$	—	—	—	10	—	—	10	μs
ATX PLL								
Supported Data Rate Range for GX Channels	VCO post-divider L=2	8000	—	12500	8000	—	8500	Mbps
	L=4	4000	—	6600	4000	—	6600	Mbps
	L=8	2000	—	3300	2000	—	3300	Mbps
	L=8, Local/Central Clock Divider =2	1000	—	1762.5	1000	—	1762.5	Mbps
Supported Data Rate Range for GT Channel	VCO post-divider L=2	9800	—	14025	9800	—	12890	Mbps
$t_{pll\_powerdown}^{(13)}$	—	1	—	—	1	—	—	μs
$t_{pll\_lock}^{(14)}$	—	—	—	10	—	—	10	μs
fPLL								
Supported Data Range	—	600	—	3250/3.125 <sup>(23)</sup>	600	—	3250/3.125 <sup>(23)</sup>	Mbps
$t_{pll\_powerdown}^{(13)}$	—	1	—	—	1	—	—	μs

XFI  
 ASI  
 HiGig/HiGig+  
 HiGig2/HiGig2+  
 Serial Data Converter (SDC)  
 GPON  
 SDI  
 SONET  
 Fibre Channel (FC)  
 PCIe  
 QPI  
 SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

### Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices

Symbol	Performance			Unit
	C1, C2, C2L, I2, and I2L	C3, I3, I3L, and I3YY	C4, I4	
Global and Regional Clock	717	650	580	MHz
Periphery Clock	550	500	500	MHz

Note to Table 30

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

Symbol	Parameter	Min	Typ	Max	Unit
$t_{INCCJ}$ <sup>(3), (4)</sup>	Input clock cycle-to-cycle jitter ( $f_{REF} \geq 100$ MHz)	—	—	0.15	UI (p-p)
	Input clock cycle-to-cycle jitter ( $f_{REF} < 100$ MHz)	-750	—	+750	ps (p-p)
$t_{OUTPJ\_DC}$ <sup>(5)</sup>	Period Jitter for dedicated clock output ( $f_{UT} \geq 100$ MHz)	—	—	175 <sup>(1)</sup>	ps (p-p)
	Period Jitter for dedicated clock output ( $f_{UT} < 100$ MHz)	—	—	17.5 <sup>(1)</sup>	mUI (p-p)
$t_{FOUTPJ\_DC}$ <sup>(5)</sup>	Period Jitter for dedicated clock output in fractional PLL ( $f_{UT} \geq 100$ MHz)	—	—	250 <sup>(11)</sup> , 175 <sup>(12)</sup>	ps (p-p)
	Period Jitter for dedicated clock output in fractional PLL ( $f_{UT} < 100$ MHz)	—	—	25 <sup>(11)</sup> , 17.5 <sup>(12)</sup>	mUI (p-p)
$t_{OUTCCJ\_DC}$ <sup>(5)</sup>	Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{OUT} \geq 100$ MHz)	—	—	175	ps (p-p)
	Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{OUT} < 100$ MHz)	—	—	17.5	mUI (p-p)
$t_{FOUTCCJ\_DC}$ <sup>(5)</sup>	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{UT} \geq 100$ MHz)	—	—	250 <sup>(11)</sup> , 175 <sup>(12)</sup>	ps (p-p)
	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{UT} < 100$ MHz)+	—	—	25 <sup>(11)</sup> , 17.5 <sup>(12)</sup>	mUI (p-p)
$t_{OUTPJ\_IO}$ <sup>(5), (8)</sup>	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{UT} \geq 100$ MHz)	—	—	600	ps (p-p)
	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{UT} < 100$ MHz)	—	—	60	mUI (p-p)
$t_{FOUTPJ\_IO}$ <sup>(5), (8), (11)</sup>	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{UT} \geq 100$ MHz)	—	—	600 <sup>(10)</sup>	ps (p-p)
	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{UT} < 100$ MHz)	—	—	60 <sup>(10)</sup>	mUI (p-p)
$t_{OUTCCJ\_IO}$ <sup>(5), (8)</sup>	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{UT} \geq 100$ MHz)	—	—	600	ps (p-p)
	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{UT} < 100$ MHz)	—	—	60 <sup>(10)</sup>	mUI (p-p)
$t_{FOUTCCJ\_IO}$ <sup>(5), (8), (11)</sup>	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{UT} \geq 100$ MHz)	—	—	600 <sup>(10)</sup>	ps (p-p)
	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{UT} < 100$ MHz)	—	—	60	mUI (p-p)
$t_{CASC\_OUTPJ\_DC}$ <sup>(5), (6)</sup>	Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{UT} \geq 100$ MHz)	—	—	175	ps (p-p)
	Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{UT} < 100$ MHz)	—	—	17.5	mUI (p-p)
$f_{DRIFT}$	Frequency drift after PFDENA is disabled for a duration of 100 $\mu$ s	—	—	$\pm 10$	%
$dK_{BIT}$	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits
$k_{VALUE}$	Numerator of Fraction	128	8388608	2147483648	—

Table 36. High-Speed I/O Specifications for Stratix V Devices<sup>(1)(2)</sup> (Part 3 of 4)

Symbol	Conditions	C1			C2, C2L, I2, I2L			C3, I3, I3L, I3LY			C4,I4			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t <sub>DUTY</sub>	Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	45	50	55	%
t <sub>RISE</sub> &t <sub>FALL</sub>	True Differential I/O Standards	—	—	160	—	—	160	—	—	200	—	—	200	ps
	Emulated Differential I/O Standards with three external output resistor networks	—	—	250	—	—	250	—	—	250	—	—	300	ps
TCCS	True Differential I/O Standards	—	—	150	—	—	150	—	—	150	—	—	150	ps
	Emulated Differential I/O Standards	—	—	300	—	—	300	—	—	300	—	—	300	ps
Receiver														
True Differential I/O Standards - fHSDRDPA (data rate)	SERDES factor = 3 to 10 <sup>(11), (12), (13), (14), (15), (16)</sup>	150	—	1434	150	—	1434	150	—	1250	150	—	1050	Mbps
	SERDES factor t 4 LVDS RX with DPA <sup>(12), (14), (15), (16)</sup>	150	—	1600	150	—	1600	150	—	1600	150	—	1250	Mbps
	SERDES factor = 2, uses DDR Registers	(6)	—	(7)	(6)	—	(7)	(6)	—	(7)	(6)	—	(7)	Mbps
	SERDES factor = 1, uses SDR Register	(6)	—	(7)	(6)	—	(7)	(6)	—	(7)	(6)	—	(7)	Mbps

















