



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 234720  |
| Number of Logic Elements/Cells | 622000  |
| Total RAM Bits                 | 51200000  |
| Number of I/O                  | 552   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1152-BBGA, FCBGA  |
| Supplier Device Package        | 1152-FBGA (35x35)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxma7h3f35c3">https://www.e-xfl.com/product-detail/intel/5sgxma7h3f35c3</a> |

**Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)**

| Symbol            | Description            | Condition    | Min <sup>(4)</sup> | Typ | Max <sup>(4)</sup> | Unit |
|-------------------|------------------------|--------------|--------------------|-----|--------------------|------|
| t <sub>RAMP</sub> | Power supply ramp time | Standard POR | 200 $\mu$ s        | —   | 100 ms             | —    |
|                   |                        | Fast POR     | 200 $\mu$ s        | —   | 4 ms               | —    |

**Notes to Table 6:**

- (1) V<sub>CCPD</sub> must be 2.5 V when V<sub>CCIO</sub> is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V<sub>CCPD</sub> must be 3.0 V when V<sub>CCIO</sub> is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Stratix V devices will not exit POR if V<sub>CCBAT</sub> stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

**Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)**

| Symbol                            | Description   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------------------|---|------------|------------------------|---------|------------------------|------|
| V <sub>CCA_GXBL</sub><br>(1), (3) | Transceiver channel PLL power supply (left side)  | GX, GS, GT | 2.85                   | 3.0     | 3.15                   | V    |
|                                   |   |            | 2.375                  | 2.5     | 2.625                  |      |
| V <sub>CCA_GXBR</sub><br>(1), (3) | Transceiver channel PLL power supply (right side)   | GX, GS     | 2.85                   | 3.0     | 3.15                   | V    |
|                                   |   |            | 2.375                  | 2.5     | 2.625                  |      |
| V <sub>CCA_GTBR</sub>             | Transceiver channel PLL power supply (right side)   | GT         | 2.85                   | 3.0     | 3.15                   | V    |
| V <sub>CCHIP_L</sub>              | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades)               | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCHIP_R</sub>              | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades)              | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCHSSI_L</sub>             | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades)                   | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCHSSI_R</sub>             | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades)                  | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)     | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCR_GXBL</sub><br>(2)      | Receiver analog power supply (left side)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                                   |   |            | 0.87                   | 0.90    | 0.93                   |      |
|                                   |   |            | 0.97                   | 1.0     | 1.03                   |      |
|                                   |   |            | 1.03                   | 1.05    | 1.07                   |      |

**Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) <sup>(1)</sup>**

| Symbol | Description  | V <sub>CCIO</sub> (V) | Typical | Unit              |
|--------|--|-----------------------|---------|-------------------|
| dR/dT  | OCT variation with temperature without recalibration | 3.0                   | 0.189   | %/ <sup>o</sup> C |
|        |  | 2.5                   | 0.208   |                   |
|        |  | 1.8                   | 0.266   |                   |
|        |  | 1.5                   | 0.273   |                   |
|        |  | 1.2                   | 0.317   |                   |

**Note to Table 13:**

(1) Valid for a V<sub>CCIO</sub> range of  $\pm 5\%$  and a temperature range of 0° to 85°C.

**Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices**

| Symbol             | Description  | Value | Unit |
|--------------------|--|-------|------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6     | pF   |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6     | pF   |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6     | pF   |

**Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

**Table 15. Hot Socketing Specifications for Stratix V Devices**

| Symbol                    | Description                                | Maximum             |
|---------------------------|--|---------------------|
| I <sub>IOPIN</sub> (DC)   | DC current per I/O pin                     | 300 $\mu$ A         |
| I <sub>IOPIN</sub> (AC)   | AC current per I/O pin                     | 8 mA <sup>(1)</sup> |
| I <sub>XCVR-TX</sub> (DC) | DC current per transceiver transmitter pin | 100 mA              |
| I <sub>XCVR-RX</sub> (DC) | DC current per transceiver receiver pin    | 50 mA               |

**Note to Table 15:**

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \, dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

## Internal Weak Pull-Up Resistor

Table 16 lists the weak pull-up resistor values for Stratix V devices.

**Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices <sup>(1), (2)</sup>**

| Symbol          | Description   | V <sub>CCIO</sub> Conditions (V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|---|---|----------------------|------|
| R <sub>PU</sub> | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option. | 3.0 ±5%   | 25                   | kΩ   |
|                 |   | 2.5 ±5%   | 25                   | kΩ   |
|                 |   | 1.8 ±5%   | 25                   | kΩ   |
|                 |   | 1.5 ±5%   | 25                   | kΩ   |
|                 |   | 1.35 ±5%  | 25                   | kΩ   |
|                 |   | 1.25 ±5%  | 25                   | kΩ   |
|                 |   | 1.2 ±5%   | 25                   | kΩ   |

### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to “Glossary” on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

**Table 17. Single-Ended I/O Standards for Stratix V Devices**

| I/O Standard | V <sub>CCIO</sub> (V) |     |       | V <sub>IL</sub> (V) |                             | V <sub>IH</sub> (V)         |                         | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | I <sub>OL</sub> (mA) | I <sub>OH</sub> (mA) |
|--------------|-----------------------|-----|-------|---------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------|----------------------|
|              | Min                   | Typ | Max   | Min                 | Max                         | Min                         | Max                     | Max                         | Min                         |                      |                      |
| LVTTL        | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2                    | −2                   |
| LVC MOS      | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.2                         | V <sub>CCIO</sub> − 0.2     | 0.1                  | −0.1                 |
| 2.5 V        | 2.375                 | 2.5 | 2.625 | −0.3                | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1                    | −1                   |
| 1.8 V        | 1.71                  | 1.8 | 1.89  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.45                        | V <sub>CCIO</sub> − 0.45    | 2                    | −2                   |
| 1.5 V        | 1.425                 | 1.5 | 1.575 | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |
| 1.2 V        | 1.14                  | 1.2 | 1.26  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |

-  You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
-  For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 3 of 7)**

| Symbol/<br>Description  | Conditions   | Transceiver Speed<br>Grade 1                         |     |       | Transceiver Speed<br>Grade 2 |     |       | Transceiver Speed<br>Grade 3 |     |                          | Unit |
|---|--|--|-----|-------|------------------------------|-----|-------|------------------------------|-----|--------------------------|------|
|   |  | Min  | Typ | Max   | Min                          | Typ | Max   | Min                          | Typ | Max                      |      |
| Reconfiguration<br>clock<br>( <code>mgmt_clk_clk</code> )<br>frequency  | —  | 100  | —   | 125   | 100                          | —   | 125   | 100                          | —   | 125                      | MHz  |
| <b>Receiver</b>   |  |  |     |       |                              |     |       |                              |     |                          |      |
| Supported I/O<br>Standards  | —  | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |     |       |                              |     |       |                              |     |                          |      |
| Data rate<br>(Standard PCS)<br>(9), (23)  | —  | 600  | —   | 12200 | 600                          | —   | 12200 | 600                          | —   | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS) (9), (23)  | —  | 600  | —   | 14100 | 600                          | —   | 12500 | 600                          | —   | 8500/<br>10312.5<br>(24) | Mbps |
| Absolute $V_{MAX}$ for<br>a receiver pin <sup>(5)</sup>   | —  | —  | —   | 1.2   | —                            | —   | 1.2   | —                            | —   | 1.2                      | V    |
| Absolute $V_{MIN}$ for<br>a receiver pin  | —  | −0.4   | —   | —     | −0.4                         | —   | —     | −0.4                         | —   | —                        | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) before device<br>configuration <sup>(22)</sup>          | —  | —  | —   | 1.6   | —                            | —   | 1.6   | —                            | —   | 1.6                      | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) after device<br>configuration <sup>(18)</sup> ,<br>(22) | $V_{CCR\_GXB} =$<br>1.0 V/1.05 V<br>( $V_{ICM} =$<br>0.70 V) | —  | —   | 2.0   | —                            | —   | 2.0   | —                            | —   | 2.0                      | V    |
|   | $V_{CCR\_GXB} =$<br>0.90 V<br>( $V_{ICM} = 0.6$ V)           | —  | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                      | V    |
|   | $V_{CCR\_GXB} =$<br>0.85 V<br>( $V_{ICM} = 0.6$ V)           | —  | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                      | V    |
| Minimum<br>differential eye<br>opening at<br>receiver serial<br>input pins <sup>(6)</sup> , (22),<br>(27)                                 | —  | 85   | —   | —     | 85                           | —   | —     | 85                           | —   | —                        | mV   |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 5 of 7)**

| Symbol/<br>Description  | Conditions   | Transceiver Speed<br>Grade 1 |                     |       | Transceiver Speed<br>Grade 2 |                     |       | Transceiver Speed<br>Grade 3 |                     |                                     | Unit     |
|---|--|------------------------------|---------------------|-------|------------------------------|---------------------|-------|------------------------------|---------------------|-------------------------------------|----------|
|   |  | Min                          | Typ                 | Max   | Min                          | Typ                 | Max   | Min                          | Typ                 | Max                                 |          |
| Programmable<br>DC gain   | DC Gain<br>Setting = 0                                     | —                            | 0                   | —     | —                            | 0                   | —     | —                            | 0                   | —                                   | dB       |
|   | DC Gain<br>Setting = 1                                     | —                            | 2                   | —     | —                            | 2                   | —     | —                            | 2                   | —                                   | dB       |
|   | DC Gain<br>Setting = 2                                     | —                            | 4                   | —     | —                            | 4                   | —     | —                            | 4                   | —                                   | dB       |
|   | DC Gain<br>Setting = 3                                     | —                            | 6                   | —     | —                            | 6                   | —     | —                            | 6                   | —                                   | dB       |
|   | DC Gain<br>Setting = 4                                     | —                            | 8                   | —     | —                            | 8                   | —     | —                            | 8                   | —                                   | dB       |
| <b>Transmitter</b>  |  |                              |                     |       |                              |                     |       |                              |                     |                                     |          |
| Supported I/O<br>Standards  | —  | 1.4-V and 1.5-V PCML         |                     |       |                              |                     |       |                              |                     |                                     |          |
| Data rate<br>(Standard PCS)   | —  | 600                          | —                   | 12200 | 600                          | —                   | 12200 | 600                          | —                   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps     |
| Data rate<br>(10G PCS)  | —  | 600                          | —                   | 14100 | 600                          | —                   | 12500 | 600                          | —                   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps     |
| Differential on-<br>chip termination<br>resistors                     | 85- $\Omega$<br>setting                                    | —                            | 85 $\pm$<br>20%     | —     | —                            | 85 $\pm$<br>20%     | —     | —                            | 85 $\pm$<br>20%     | —                                   | $\Omega$ |
|   | 100- $\Omega$<br>setting                                   | —                            | 100<br>$\pm$<br>20% | —     | —                            | 100<br>$\pm$<br>20% | —     | —                            | 100<br>$\pm$<br>20% | —                                   | $\Omega$ |
|   | 120- $\Omega$<br>setting                                   | —                            | 120<br>$\pm$<br>20% | —     | —                            | 120<br>$\pm$<br>20% | —     | —                            | 120<br>$\pm$<br>20% | —                                   | $\Omega$ |
|   | 150- $\Omega$<br>setting                                   | —                            | 150<br>$\pm$<br>20% | —     | —                            | 150<br>$\pm$<br>20% | —     | —                            | 150<br>$\pm$<br>20% | —                                   | $\Omega$ |
| V <sub>OCM</sub> (AC<br>coupled)                                      | 0.65-V<br>setting  | —                            | 650                 | —     | —                            | 650                 | —     | —                            | 650                 | —                                   | mV       |
| V <sub>OCM</sub> (DC<br>coupled)                                      | —  | —                            | 650                 | —     | —                            | 650                 | —     | —                            | 650                 | —                                   | mV       |
| Rise time <sup>(7)</sup>  | 20% to 80%   | 30                           | —                   | 160   | 30                           | —                   | 160   | 30                           | —                   | 160                                 | ps       |
| Fall time <sup>(7)</sup>  | 80% to 20%   | 30                           | —                   | 160   | 30                           | —                   | 160   | 30                           | —                   | 160                                 | ps       |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> =<br>0.5 V and<br>slew rate of<br>15 ps | —                            | —                   | 15    | —                            | —                   | 15    | —                            | —                   | 15                                  | ps       |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                                      | —                            | —                   | 120   | —                            | —                   | 120   | —                            | —                   | 120                                 | ps       |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)**

| Symbol/<br>Description  | Conditions                                   | Transceiver Speed<br>Grade 1 |     |                               | Transceiver Speed<br>Grade 2 |     |                               | Transceiver Speed<br>Grade 3 |     |                                     | Unit |
|---|--|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------------|------|
|   |  | Min                          | Typ | Max                           | Min                          | Typ | Max                           | Min                          | Typ | Max                                 |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | —                            | —   | 500                           | —                            | —   | 500                           | —                            | —   | 500                                 | ps   |
| <b>CMU PLL</b>  |  |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Range   | —  | 600                          | —   | 12500                         | 600                          | —   | 12500                         | 600                          | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                                  | μs   |
| <b>ATX PLL</b>  |  |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Rate Range  | VCO<br>post-divider<br>L=2                   | 8000                         | —   | 14100                         | 8000                         | —   | 12500                         | 8000                         | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
|   | L=4  | 4000                         | —   | 7050                          | 4000                         | —   | 6600                          | 4000                         | —   | 6600                                | Mbps |
|   | L=8  | 2000                         | —   | 3525                          | 2000                         | —   | 3300                          | 2000                         | —   | 3300                                | Mbps |
|   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                              | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                                  | μs   |
| <b>fPLL</b>   |  |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Range   | —  | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup>       | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |



Table 26 shows the approximate maximum data rate using the 10G PCS.

**Table 26. Stratix V 10G PCS Approximate Maximum Data Rate <sup>(1)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 64           | 40    | 40    | 40   | 32       | 32    |
|---------------------|-------------------------|---------------------------------------|--------------|-------|-------|------|----------|-------|
|                     |                         | PCS Width                             | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |
| FIFO or Register    | 1                       | C1, C2, C2L, I2, I2L core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |
|                     |                         | C3, I3, I3L core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5 Gbps     |       |       |      |          |       |
|                     |                         | C3, I3, I3L core speed grade          |              |       |       |      |          |       |
|                     |                         | C4, I4 core speed grade               |              |       |       |      |          |       |
|                     |                         | I3YY core speed grade                 | 10.3125 Gbps |       |       |      |          |       |

**Notes to Table 26:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 27 shows the  $V_{OD}$  settings for the GX channel.

**Table 27. Typical  $V_{OD}$  Setting for GX Channel, TX Termination = 100  $\Omega$  <sup>(2)</sup>**

| Symbol  | $V_{OD}$ Setting | $V_{OD}$ Value (mV) | $V_{OD}$ Setting | $V_{OD}$ Value (mV) |
|---|------------------|---------------------|------------------|---------------------|
| <b><math>V_{OD}</math> differential peak to peak typical <sup>(3)</sup></b> | 0 <sup>(1)</sup> | 0                   | 32               | 640                 |
|   | 1 <sup>(1)</sup> | 20                  | 33               | 660                 |
|   | 2 <sup>(1)</sup> | 40                  | 34               | 680                 |
|   | 3 <sup>(1)</sup> | 60                  | 35               | 700                 |
|   | 4 <sup>(1)</sup> | 80                  | 36               | 720                 |
|   | 5 <sup>(1)</sup> | 100                 | 37               | 740                 |
|   | 6                | 120                 | 38               | 760                 |
|   | 7                | 140                 | 39               | 780                 |
|   | 8                | 160                 | 40               | 800                 |
|   | 9                | 180                 | 41               | 820                 |
|   | 10               | 200                 | 42               | 840                 |
|   | 11               | 220                 | 43               | 860                 |
|   | 12               | 240                 | 44               | 880                 |
|   | 13               | 260                 | 45               | 900                 |
|   | 14               | 280                 | 46               | 920                 |
|   | 15               | 300                 | 47               | 940                 |
|   | 16               | 320                 | 48               | 960                 |
|   | 17               | 340                 | 49               | 980                 |
|   | 18               | 360                 | 50               | 1000                |
|   | 19               | 380                 | 51               | 1020                |
|   | 20               | 400                 | 52               | 1040                |
|   | 21               | 420                 | 53               | 1060                |
|   | 22               | 440                 | 54               | 1080                |
|   | 23               | 460                 | 55               | 1100                |
|   | 24               | 480                 | 56               | 1120                |
|   | 25               | 500                 | 57               | 1140                |
|   | 26               | 520                 | 58               | 1160                |
|   | 27               | 540                 | 59               | 1180                |
|   | 28               | 560                 | 60               | 1200                |
|   | 29               | 580                 | 61               | 1220                |
|   | 30               | 600                 | 62               | 1240                |
|   | 31               | 620                 | 63               | 1260                |

**Note to Table 27:**

- (1) If TX termination resistance = 100 $\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) <sup>(1)</sup>**

| Symbol/<br>Description   | Conditions   | Transceiver<br>Speed Grade 2   |           |      | Transceiver<br>Speed Grade 3 |           |      | Unit |
|--|--|--|-----------|------|------------------------------|-----------|------|------|
|  |  | Min  | Typ       | Max  | Min                          | Typ       | Max  |      |
| Reference Clock  |  |  |           |      |                              |           |      |      |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                    | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS,<br>and HCSL |           |      |                              |           |      |      |
|  | RX reference<br>clock pin                              | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                                   |           |      |                              |           |      |      |
| Input Reference Clock<br>Frequency (CMU<br>PLL) <sup>(6)</sup> | —  | 40   | —         | 710  | 40                           | —         | 710  | MHz  |
| Input Reference Clock<br>Frequency (ATX PLL) <sup>(6)</sup>    | —  | 100  | —         | 710  | 100                          | —         | 710  | MHz  |
| Rise time  | 20% to 80%   | —  | —         | 400  | —                            | —         | 400  | ps   |
| Fall time  | 80% to 20%   | —  | —         | 400  | —                            | —         | 400  |      |
| Duty cycle   | —  | 45   | —         | 55   | 45                           | —         | 55   | %    |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express<br>(PCIe)                                  | 30   | —         | 33   | 30                           | —         | 33   | kHz  |
| Spread-spectrum<br>downspread                                  | PCIe   | —  | 0 to −0.5 | —    | —                            | 0 to −0.5 | —    | %    |
| On-chip termination<br>resistors <sup>(19)</sup>               | —  | —  | 100       | —    | —                            | 100       | —    | Ω    |
| Absolute V <sub>MAX</sub> <sup>(3)</sup>                       | Dedicated<br>reference<br>clock pin                    | —  | —         | 1.6  | —                            | —         | 1.6  | V    |
|  | RX reference<br>clock pin                              | —  | —         | 1.2  | —                            | —         | 1.2  |      |
| Absolute V <sub>MIN</sub>                                      | —  | -0.4   | —         | —    | -0.4                         | —         | —    | V    |
| Peak-to-peak<br>differential input<br>voltage                  | —  | 200  | —         | 1600 | 200                          | —         | 1600 | mV   |
| V <sub>ICM</sub> (AC coupled)                                  | Dedicated<br>reference<br>clock pin                    | 1050/1000 <sup>(2)</sup>   |           |      | 1050/1000 <sup>(2)</sup>     |           |      | mV   |
|  | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(22)</sup>   |           |      | 1.0/0.9/0.85 <sup>(22)</sup> |           |      | V    |
| V <sub>ICM</sub> (DC coupled)                                  | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250  | —         | 550  | 250                          | —         | 550  | mV   |

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup>**

| Symbol/<br>Description          | Conditions | Transceiver<br>Speed Grade 2 |     |     | Transceiver<br>Speed Grade 3 |     |     | Unit |
|---------------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|
|                                 |            | Min                          | Typ | Max | Min                          | Typ | Max |      |
| $t_{pll\_lock}$ <sup>(14)</sup> | —          | —                            | —   | 10  | —                            | —   | 10  | μs   |

**Notes to Table 28:**

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9)  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10)  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedto\ data$  signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedto\ data$  signal goes high when the CDR is functioning in the manual mode.
- (12)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the  $rx\_is\_lockedto\ ref$  signal goes high when the CDR is functioning in the manual mode.
- (13)  $tp11\_powerdown$  is the PLL powerdown minimum pulse width.
- (14)  $tp11\_lock$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to  $4 \times (\text{absolute } V_{MAX} \text{ for receiver pin} - V_{ICM})$ .
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

## PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (–40° to 100°C).

**Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)**

| Symbol                   | Parameter  | Min | Typ | Max                | Unit |
|--------------------------|--|-----|-----|--------------------|------|
| $f_{IN}$                 | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)  | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C3, I3, I3L, and I3YY speed grades)   | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C4, I4 speed grades)  | 5   | —   | 650 <sup>(1)</sup> | MHz  |
| $f_{INPFD}$              | Input frequency to the PFD   | 5   | —   | 325                | MHz  |
| $f_{FINPFD}$             | Fractional Input clock frequency to the PFD  | 50  | —   | 160                | MHz  |
| $f_{VCO}$ <sup>(9)</sup> | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)  | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)   | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C4, I4 speed grades)  | 600 | —   | 1300               | MHz  |
| $t_{EINDUTY}$            | Input clock or external feedback clock input duty cycle  | 40  | —   | 60                 | %    |
| $f_{OUT}$                | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | —   | —   | 717 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | —   | —   | 650 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | —   | —   | 580 <sup>(2)</sup> | MHz  |
| $f_{OUT\_EXT}$           | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | —   | —   | 800 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | —   | —   | 667 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C4, I4 speed grades)                                      | —   | —   | 553 <sup>(2)</sup> | MHz  |
| $t_{OUTDUTY}$            | Duty cycle for a dedicated external clock output (when set to 50%)                                       | 45  | 50  | 55                 | %    |
| $t_{FCOMP}$              | External feedback clock compensation time  | —   | —   | 10                 | ns   |
| $f_{DYCONFIGCLK}$        | Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>                      | —   | —   | 100                | MHz  |
| $t_{LOCK}$               | Time required to lock from the end-of-device configuration or deassertion of <code>areset</code>         | —   | —   | 1                  | ms   |
| $t_{DLOCK}$              | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | —   | —   | 1                  | ms   |
| $f_{CLBW}$               | PLL closed-loop low bandwidth  | —   | 0.3 | —                  | MHz  |
|                          | PLL closed-loop medium bandwidth   | —   | 1.5 | —                  | MHz  |
|                          | PLL closed-loop high bandwidth <sup>(7)</sup>  | —   | 4   | —                  | MHz  |
| $t_{PLL\_PSERR}$         | Accuracy of PLL phase shift  | —   | —   | ±50                | ps   |
| $t_{ARESET}$             | Minimum pulse width on the <code>areset</code> signal  | 10  | —   | —                  | ns   |

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Memory     | Mode   | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|------------|--|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|            |  | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| M20K Block | Single-port, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths | 0              | 1      | 525         | 525     | 455 | 400 | 525     | 455           | 400 | MHz  |
|            | Simple dual-port with ECC enabled, 512 × 32  | 0              | 1      | 450         | 450     | 400 | 350 | 450     | 400           | 350 | MHz  |
|            | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                      | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |
|            | True dual port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | ROM, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |

**Notes to Table 33:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.
- (3) The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

**Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification**

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate  | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|--|
| –40°C to 100°C    | ±8°C     | No                       | 1 MHz, 500 KHz | < 100 ms        | 8 bits     | 8 bits                                   |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

**Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices**

| Description                              | Min   | Typ   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μA   |
| V <sub>bias</sub> , voltage across diode | 0.3   | —     | 0.9   | V    |
| Series resistance                        | —     | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | —    |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 4 of 4)**

| Symbol                        | Conditions                              | C1  |     |           | C2, C2L, I2, I2L |     |           | C3, I3, I3L, I3YY |     |           | C4, I4 |     |           | Unit     |
|-------------------------------|---|-----|-----|-----------|------------------|-----|-----------|-------------------|-----|-----------|--------|-----|-----------|----------|
|                               |   | Min | Typ | Max       | Min              | Typ | Max       | Min               | Typ | Max       | Min    | Typ | Max       |          |
| f <sub>HSDR</sub> (data rate) | SERDES factor J = 3 to 10               | (6) | —   | (8)       | (6)              | —   | (8)       | (6)               | —   | (8)       | (6)    | —   | (8)       | Mbps     |
|                               | SERDES factor J = 2, uses DDR Registers | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
|                               | SERDES factor J = 1, uses SDR Register  | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
| <b>DPA Mode</b>               |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| DPA run length                | —                                       | —   | —   | 1000<br>0 | —                | —   | 1000<br>0 | —                 | —   | 1000<br>0 | —      | —   | 1000<br>0 | UI       |
| <b>Soft CDR mode</b>          |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Soft-CDR PPM tolerance        | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ±<br>PPM |
| <b>Non DPA Mode</b>           |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Sampling Window               | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ps       |


**Notes to Table 36:**

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

## FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is 1.

**Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 <sup>(1), (2)</sup>**



### Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP  $\times 16$ , use DATA [15..0]. For FPP  $\times 8$ , use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.



Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is 1.

**Table 50. FPP Timing Parameters for Stratix V Devices <sup>(1)</sup>**

| Symbol                     | Parameter   | Minimum   | Maximum              | Units |
|----------------------------|---|---|----------------------|-------|
| $t_{CF2CD}$                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns    |
| $t_{CF2ST0}$               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns    |
| $t_{CFG}$                  | nCONFIG low pulse width                           | 2   | —                    | μs    |
| $t_{STATUS}$               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(2)</sup> | μs    |
| $t_{CF2ST1}$               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(3)</sup> | μs    |
| $t_{CF2CK}$ <sup>(6)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | —                    | μs    |
| $t_{ST2CK}$ <sup>(6)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | μs    |
| $t_{DSU}$                  | DATA [] setup time before rising edge on DCLK     | 5.5   | —                    | ns    |
| $t_{DH}$                   | DATA [] hold time after rising edge on DCLK       | 0   | —                    | ns    |
| $t_{CH}$                   | DCLK high time                                    | $0.45 \times 1/f_{MAX}$   | —                    | s     |
| $t_{CL}$                   | DCLK low time                                     | $0.45 \times 1/f_{MAX}$   | —                    | s     |
| $t_{CLK}$                  | DCLK period                                       | $1/f_{MAX}$   | —                    | s     |
| $f_{MAX}$                  | DCLK frequency (FPP $\times 8/\times 16$ )        | —   | 125                  | MHz   |
|                            | DCLK frequency (FPP $\times 32$ )                 | —   | 100                  | MHz   |
| $t_{CD2UM}$                | CONF_DONE high to user mode <sup>(4)</sup>        | 175   | 437                  | μs    |
| $t_{CD2CU}$                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period   | —                    | —     |
| $t_{CD2UMC}$               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ <sup>(5)</sup> | —                    | —     |

**Notes to Table 50:**

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (6) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

### FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

**Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)****Notes to Figure 13:**

- (1) Use this timing waveform and parameters when the DCLK-to-DATA[] ratio is >1. To find out the DCLK-to-DATA[] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

**Table 58. IOE Programmable Delay for Stratix V Devices (Part 2 of 2)**

| Parameter<br>(1) | Available<br>Settings | Min<br>Offset<br>(2) | Fast Model |            | Slow Model |       |       |       |       |             |       |      |
|------------------|-----------------------|----------------------|------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
|                  |                       |                      | Industrial | Commercial | C1         | C2    | C3    | C4    | I2    | I3,<br>I3YY | I4    | Unit |
| D3               | 8                     | 0                    | 1.587      | 1.699      | 2.793      | 2.793 | 2.992 | 3.192 | 2.811 | 3.047       | 3.257 | ns   |
| D4               | 64                    | 0                    | 0.464      | 0.492      | 0.838      | 0.838 | 0.924 | 1.011 | 0.843 | 0.920       | 1.006 | ns   |
| D5               | 64                    | 0                    | 0.464      | 0.493      | 0.838      | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D6               | 32                    | 0                    | 0.229      | 0.244      | 0.415      | 0.415 | 0.458 | 0.503 | 0.418 | 0.456       | 0.499 | ns   |

**Notes to Table 58:**

- (1) You can set this value in the Quartus II software by selecting **D1**, **D2**, **D3**, **D5**, and **D6** in the **Assignment Name** column of **Assignment Editor**.
- (2) Minimum offset does not include the intrinsic delay.

## Programmable Output Buffer Delay

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

**Table 59. Programmable Output Buffer Delay for Stratix V Devices (1)**

| Symbol              | Parameter                        | Typical     | Unit |
|---------------------|----------------------------------|-------------|------|
| D <sub>OUTBUF</sub> | Rising and/or falling edge delay | 0 (default) | ps   |
|                     |                                  | 25          | ps   |
|                     |                                  | 50          | ps   |
|                     |                                  | 75          | ps   |

**Note to Table 59:**

- (1) You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

## Glossary

Table 60 lists the glossary for this chapter.

**Table 60. Glossary (Part 1 of 4)**

| Letter | Subject              | Definitions   |
|--------|----------------------|---|
| A      | —                    | —   |
| B      |                      |   |
| C      |                      |   |
| D      | —                    | —   |
| E      | —                    | —   |
| F      | f <sub>HCLK</sub>    | Left and right PLL input clock frequency.   |
|        | f <sub>HSDR</sub>    | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. |
|        | f <sub>HSDRDPA</sub> | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.  |

**Table 60. Glossary (Part 4 of 4)**

| Letter   | Subject       | Definitions  |
|----------|---------------|--|
| <b>V</b> | $V_{CM(DC)}$  | DC common mode input voltage.  |
|          | $V_{ICM}$     | Input common mode voltage—The common mode of the differential signal at the receiver.  |
|          | $V_{ID}$      | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |
|          | $V_{DIF(AC)}$ | AC differential input voltage—Minimum AC input differential voltage required for switching.  |
|          | $V_{DIF(DC)}$ | DC differential input voltage— Minimum DC input differential voltage required for switching.   |
|          | $V_{IH}$      | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.  |
|          | $V_{IH(AC)}$  | High-level AC input voltage  |
|          | $V_{IH(DC)}$  | High-level DC input voltage  |
|          | $V_{IL}$      | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.  |
|          | $V_{IL(AC)}$  | Low-level AC input voltage   |
|          | $V_{IL(DC)}$  | Low-level DC input voltage   |
|          | $V_{OCM}$     | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
|          | $V_{OD}$      | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
|          | $V_{SWING}$   | Differential input voltage   |
|          | $V_X$         | Input differential cross point voltage   |
|          | $V_{OX}$      | Output differential cross point voltage  |
| <b>W</b> | W             | High-speed I/O block—clock boost factor  |
| <b>X</b> |               |  |
| <b>Y</b> | —             | —  |
| <b>Z</b> |               |  |

**Table 61. Document Revision History (Part 3 of 3)**

| Date          | Version | Changes  |
|---------------|---------|--|
| May 2013      | 2.7     | <ul style="list-style-type: none"> <li>■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60</li> <li>■ Added Table 24, Table 48</li> <li>■ Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>   |
| February 2013 | 2.6     | <ul style="list-style-type: none"> <li>■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46</li> <li>■ Updated “Maximum Allowed Overshoot and Undershoot Voltage”</li> </ul>   |
| December 2012 | 2.5     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35</li> <li>■ Added Table 33</li> <li>■ Added “Fast Passive Parallel Configuration Timing”</li> <li>■ Added “Active Serial Configuration Timing”</li> <li>■ Added “Passive Serial Configuration Timing”</li> <li>■ Added “Remote System Upgrades”</li> <li>■ Added “User Watchdog Internal Circuitry Timing Specification”</li> <li>■ Added “Initialization”</li> <li>■ Added “Raw Binary File Size”</li> </ul> |
| June 2012     | 2.4     | <ul style="list-style-type: none"> <li>■ Added Figure 1, Figure 2, and Figure 3.</li> <li>■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> <li>■ Various edits throughout to fix bugs.</li> <li>■ Changed title of document to <i>Stratix V Device Datasheet</i>.</li> <li>■ Removed document from the Stratix V handbook and made it a separate document.</li> </ul>                            |
| February 2012 | 2.3     | <ul style="list-style-type: none"> <li>■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.</li> </ul>  |
| December 2011 | 2.2     | <ul style="list-style-type: none"> <li>■ Added Table 2–31.</li> <li>■ Updated Table 2–28 and Table 2–34.</li> </ul>  |
| November 2011 | 2.1     | <ul style="list-style-type: none"> <li>■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.</li> <li>■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> <li>■ Various edits throughout to fix SPRs.</li> </ul>  |
| May 2011      | 2.0     | <ul style="list-style-type: none"> <li>■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.</li> <li>■ Updated the “DQ Logic Block and Memory Output Clock Jitter Specifications” title.</li> <li>■ Chapter moved to Volume 1.</li> <li>■ Minor text edits.</li> </ul>   |
| December 2010 | 1.1     | <ul style="list-style-type: none"> <li>■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.</li> <li>■ Converted chapter to the new template.</li> <li>■ Minor text edits.</li> </ul>   |
| July 2010     | 1.0     | Initial release.   |