



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 234720   |
| Number of Logic Elements/Cells | 622000   |
| Total RAM Bits                 | 51200000   |
| Number of I/O                  | 696  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.87V ~ 0.93V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1517-BBGA, FCBGA   |
| Supplier Device Package        | 1517-FBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxma7k1f40i2n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical Characteristics Page 7

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

| Symbol                | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | neceiver analog power supply (right side)                    | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBL</sub> | Transmitter analog newer cupply (left side)                  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Transmitter analog power supply (left side)                  |            | 0.97                   | 1.0     | 1.03                   |      |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
|                       |  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCT_GXBR</sub> | Transmitter analog power supply (right side)                 |            | 0.87                   | 0.90    | 0.93                   |      |
| (2)                   | Transmitter analog power supply (right side)                 |            | 0.97                   | 1.0     | 1.03                   |      |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCL_GTBR</sub> | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

#### Notes to Table 7:

<sup>(1)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

<sup>(2)</sup> Refer to Table 8 to select the correct power supply level for your design.

<sup>(3)</sup> When using ATX PLLs, the supply must be 3.0 V.

<sup>(4)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Page 8 Electrical Characteristics

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

| Conditions   | Core Speed Grade                  | VCCR_GXB & VCCT_GXB (2) | VCCA_GXB | VCCH_GXB | Unit |
|--|-----------------------------------|-------------------------|----------|----------|------|
| If BOTH of the following conditions are true:                      |                                   | 4.05                    |          |          |      |
| ■ Data rate > 10.3 Gbps.   | All                               | 1.05                    |          |          |      |
| ■ DFE is used.   |                                   |                         |          |          |      |
| If ANY of the following conditions are true <sup>(1)</sup> :       |                                   |                         | 3.0      |          |      |
| ATX PLL is used.   |                                   |                         |          |          |      |
| ■ Data rate > 6.5Gbps.   | All                               | 1.0                     |          |          |      |
| ■ DFE (data rate ≤<br>10.3 Gbps), AEQ, or<br>EyeQ feature is used. |                                   |                         |          | 1.5      | V    |
| If ALL of the following  | C1, C2, I2, and I3YY              | 0.90                    | 2.5      |          |      |
| conditions are true:  ATX PLL is not used.                         |                                   |                         |          |          |      |
| ■ Data rate ≤ 6.5Gbps.   | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85                    | 2.5      |          |      |
| DFE, AEQ, and EyeQ are<br>not used.                                |                                   |                         |          |          |      |

#### Notes to Table 8:

- (1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.
- (2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

### **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

|  |  |  | Calibration Accuracy |            |                |            |      |
|--|--|--|----------------------|------------|----------------|------------|------|
| Symbol   | Description  | Conditions                                       | C1                   | C2,I2      | C3,I3,<br>I3YY | C4,I4      | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15                  | ±15        | ±15            | ±15        | %    |
| $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)                  | V <sub>CCIO</sub> = 1.2 V                        | ±15                  | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>  | Internal parallel termination with calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCIO</sub> = 1.2                          | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S\_left\_shift} \end{array}$   | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                               | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |

### Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

|                             |  |                                   | Resistance Tolerance |       |                 |        |      |
|-----------------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                        | <b>C</b> 1           | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 3.0 and 2.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |

<sup>(1)</sup> OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 11

| Symbol               |  |                                   | Resistance Tolerance |       |                 |        |      |
|----------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|
|                      | Description  | Conditions                        | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)                      | V <sub>CCPD</sub> = 2.5 V         | ±25                  | ±25   | ±25             | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5) dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- (6) dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) (1)

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| dR/dV  |  | 3.0                   | 0.0297  |      |
|        | OCT variation with voltage without recalibration | 2.5                   | 0.0344  | %/mV |
|        |  | 1.8                   | 0.0499  |      |
|        |  | 1.5                   | 0.0744  |      |
|        |  | 1.2                   | 0.1241  |      |

Page 12 Electrical Characteristics

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) (1)

| Symbol | Description  | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
|        |  | 3.0                   | 0.189   |      |
|        | OCT variation with temperature without recalibration | 2.5                   | 0.208   | %/°C |
| dR/dT  |  | 1.8                   | 0.266   |      |
|        |  | 1.5                   | 0.273   | 1    |
|        |  | 1.2                   | 0.317   |      |

#### Note to Table 13:

(1) Valid for a  $V_{\text{CCIO}}$  range of  $\pm 5\%$  and a temperature range of  $0^\circ$  to  $85^\circ\text{C}.$ 

# **Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices** 

| Symbol             | Description  | Value | Unit |
|--------------------|--|-------|------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6     | pF   |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6     | pF   |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6     | pF   |

### **Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

Table 15. Hot Socketing Specifications for Stratix V Devices

| Symbol                    | Description                                | Maximum             |
|---------------------------|--|---------------------|
| I <sub>IOPIN (DC)</sub>   | DC current per I/O pin                     | 300 μΑ              |
| I <sub>IOPIN (AC)</sub>   | AC current per I/O pin                     | 8 mA <sup>(1)</sup> |
| I <sub>XCVR-TX (DC)</sub> | DC current per transceiver transmitter pin | 100 mA              |
| I <sub>XCVR-RX (DC)</sub> | DC current per transceiver receiver pin    | 50 mA               |

## Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            | V <sub>CCIO</sub> (V) |      |       | V <sub>SWIN</sub> | V <sub>SWING(DC)</sub> (V) |                              | V <sub>X(AC)</sub> (V) | V <sub>SWING(AC)</sub> (V)   |  |   |
|-------------------------|-----------------------|------|-------|-------------------|----------------------------|------------------------------|------------------------|------------------------------|--|---|
| I/O Standard            | Min                   | Тур  | Max   | Min               | Max                        | Min                          | Тур                    | Max                          | Min  | Max   |
| SSTL-2 Class<br>I, II   | 2.375                 | 2.5  | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6    | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71                  | 1.8  | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6    | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5  | V <sub>CCIO</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425                 | 1.5  | 1.575 | 0.2               | (1)                        | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _   |
| SSTL-135<br>Class I, II | 1.283                 | 1.35 | 1.45  | 0.2               | (1)                        | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19                  | 1.25 | 1.31  | 0.18              | (1)                        | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14                  | 1.2  | 1.26  | 0.18              | _                          | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30  |

## Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    |       | V <sub>CCIO</sub> (V) |       | V <sub>DIF(</sub> | <sub>DC)</sub> (V) | V <sub>X(AC)</sub> (V) |     |      | V <sub>CM(DC)</sub> (V | V <sub>DIF(AC)</sub> (V) |      |     |     |
|------------------------|-------|-----------------------|-------|-------------------|--------------------|------------------------|-----|------|------------------------|--------------------------|------|-----|-----|
| Standard               | Min   | Тур                   | Max   | Min               | Max                | Min                    | Тур | Max  | Min                    | Тур                      | Max  | Min | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8                   | 1.89  | 0.2               | _                  | 0.78                   | _   | 1.12 | 0.78                   | _                        | 1.12 | 0.4 | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5                   | 1.575 | 0.2               |                    | 0.68                   | _   | 0.9  | 0.68                   |                          | 0.9  | 0.4 | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Switching Characteristics Page 21

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 4 of 7)

| Symbol/  | Conditions  | Tra | nsceive<br>Grade | r Speed<br>1 | Trai | nsceive<br>Grade | r Speed<br>2 | Trai | r Speed<br>3    | Unit |    |
|--|---|-----|------------------|--------------|------|------------------|--------------|------|-----------------|------|----|
| Description  |   | Min | Тур              | Max          | Min  | Тур              | Max          | Min  | Тур             | Max  |    |
|  | 85– $\Omega$ setting  | _   | 85 ± 30%         | _            | _    | 85 ± 30%         | _            | _    | 85 ± 30%        | _    | Ω  |
| Differential on-<br>chip termination<br>resistors (21) | 100–Ω<br>setting  | _   | 100<br>±<br>30%  |              | _    | 100<br>±<br>30%  | _            | _    | 100<br>±<br>30% | _    | Ω  |
|  | 120–Ω<br>setting  | _   | 120<br>±<br>30%  | _            | _    | 120<br>±<br>30%  | _            | _    | 120<br>±<br>30% | _    | Ω  |
|  | 150-Ω<br>setting  | _   | 150<br>±<br>30%  | _            | _    | 150<br>±<br>30%  | _            | _    | 150<br>±<br>30% | _    | Ω  |
|  | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth                       | _   | 600              | _            | _    | 600              | _            | _    | 600             | _    | mV |
| V <sub>ICM</sub><br>(AC and DC                         | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V half bandwidth                       | _   | 600              | _            | _    | 600              | _            | _    | 600             | _    | mV |
| coupled)   | $V_{CCR\_GXB} = \\ 1.0 \text{ V/1.05 V} \\ \text{full} \\ \text{bandwidth}$ | _   | 700              | _            | _    | 700              | _            | _    | 700             | _    | mV |
|  | V <sub>CCR_GXB</sub> = 1.0 V half bandwidth                                 | _   | 750              | _            | _    | 750              | _            | _    | 750             | _    | mV |
| t <sub>LTR</sub> (11)                                  | _   | _   | _                | 10           | _    | _                | 10           | _    | _               | 10   | μs |
| t <sub>LTD</sub> (12)                                  | _   | 4   | _                |              | 4    |                  |              | 4    |                 |      | μs |
| t <sub>LTD_manual</sub> (13)                           | _   | 4   | _                |              | 4    |                  |              | 4    |                 |      | μs |
| t <sub>LTR_LTD_manual</sub> (14)                       |   | 15  |                  |              | 15   |                  | _            | 15   | _               |      | μs |
| Run Length   |   | _   | _                | 200          | _    |                  | 200          | _    | -               | 200  | UI |
| Programmable equalization (AC Gain) (10)               | Full<br>bandwidth<br>(6.25 GHz)<br>Half<br>bandwidth<br>(3.125 GHz)         | _   | _                | 16           | _    | _                | 16           | _    | _               | 16   | dB |

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

| Symbol/   | Conditions  | Tra                  | nsceive<br>Grade      | r Speed<br>1 | Trai | nsceive<br>Grade | r Speed<br>2 | Trai | nsceive<br>Grade | r Speed<br>3             | Unit |
|---|---|----------------------|-----------------------|--------------|------|------------------|--------------|------|------------------|--------------------------|------|
| Description   |   | Min                  | Тур                   | Max          | Min  | Тур              | Max          | Min  | Тур              | Max                      |      |
|   | DC Gain<br>Setting = 0                            | _                    | 0                     | _            | _    | 0                | _            | _    | 0                | _                        | dB   |
|   | DC Gain<br>Setting = 1                            | _                    | 2                     | _            | _    | 2                | _            | _    | 2                | _                        | dB   |
| Programmable<br>DC gain   | DC Gain<br>Setting = 2                            |                      | 4                     | _            | _    | 4                |              | _    | 4                | _                        | dB   |
|   | DC Gain<br>Setting = 3                            |                      | -         6         - |              | _    | 6                | _            | _    | 6                | _                        | dB   |
|   | DC Gain<br>Setting = 4                            | _                    | 8                     |              | _    | 8                |              | _    | 8                | _                        | dB   |
| Transmitter   |   |                      |                       |              |      |                  |              |      |                  |                          |      |
| Supported I/O<br>Standards  | _   | 1.4-V and 1.5-V PCML |                       |              |      |                  |              |      |                  |                          |      |
| Data rate<br>(Standard PCS)   | _   | 600                  | _                     | 12200        | 600  |                  | 12200        | 600  | _                | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS)  | _   | 600                  | _                     | 14100        | 600  | _                | 12500        | 600  | _                | 8500/<br>10312.5<br>(24) | Mbps |
|   | 85-Ω<br>setting                                   | _                    | 85 ± 20%              | _            | _    | 85 ± 20%         | _            | _    | 85 ± 20%         | _                        | Ω    |
| Differential on-  | 100-Ω<br>setting                                  |                      | 100<br>±<br>20%       | _            | _    | 100<br>±<br>20%  |              | _    | 100<br>±<br>20%  | _                        | Ω    |
| chip termination resistors  | 120-Ω<br>setting                                  | _                    | 120<br>±<br>20%       | _            | _    | 120<br>±<br>20%  | _            | _    | 120<br>±<br>20%  | _                        | Ω    |
|   | 150-Ω<br>setting                                  | _                    | 150<br>±<br>20%       | _            | _    | 150<br>±<br>20%  | _            | _    | 150<br>±<br>20%  | _                        | Ω    |
| V <sub>OCM</sub> (AC coupled)   | 0.65-V<br>setting                                 | _                    | 650                   | _            | _    | 650              | _            | _    | 650              | _                        | mV   |
| V <sub>OCM</sub> (DC coupled)   | _   | _                    | 650                   | _            | _    | 650              | _            | _    | 650              | _                        | mV   |
| Rise time (7)   | 20% to 80%  | 30                   | _                     | 160          | 30   | _                | 160          | 30   |                  | 160                      | ps   |
| Fall time <sup>(7)</sup>  | 80% to 20%  | 30                   | _                     | 160          | 30   |                  | 160          | 30   | _                | 160                      | ps   |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> = 0.5 V and slew rate of 15 ps | _                    | _                     | 15           | _    | _                | 15           | _    | _                | 15                       | ps   |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                             | _                    | _                     | 120          | _    | _                | 120          | _    | _                | 120                      | ps   |

Switching Characteristics Page 29

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Page 30 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5)  $^{(1)}$ 

| Symbol/  | Conditions   | 5             | Transceive<br>Speed Grade |              |                        | r<br>3      | Unit         |            |
|--|--|---------------|---------------------------|--------------|------------------------|-------------|--------------|------------|
| Description  |  | Min           | Тур                       | Max          | Min                    | Тур         | Max          |            |
| Reference Clock  | •  | •             | •                         | •            | •                      | •           | •            |            |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                    | 1.2-V PCN     | /IL, 1.4-V PC             | ML, 1.5-V P  | CML, 2.5-V<br>and HCSL | PCML, Diffe | rential LVPE | ECL, LVDS, |
| Standards  | RX reference clock pin                                 |               | 1.4-V PCML                | ., 1.5-V PCN | IL, 2.5-V PC           | ML, LVPEC   | L, and LVDS  | <b>;</b>   |
| Input Reference Clock<br>Frequency (CMU<br>PLL) <sup>(6)</sup> | _  | 40            | _                         | 710          | 40                     | _           | 710          | MHz        |
| Input Reference Clock<br>Frequency (ATX PLL) (6)               | _  | 100           | _                         | 710          | 100                    | _           | 710          | MHz        |
| Rise time  | 20% to 80%   | _             | _                         | 400          | _                      | _           | 400          |            |
| Fall time  | 80% to 20%   | _             | _                         | 400          | _                      | <u> </u>    | 400          | ps         |
| Duty cycle   | _  | 45            | _                         | 55           | 45                     | _           | 55           | %          |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express<br>(PCIe)                                  | 30            | _                         | 33           | 30                     | _           | 33           | kHz        |
| Spread-spectrum<br>downspread                                  | PCle   | _             | 0 to -0.5                 | _            | _                      | 0 to -0.5   | _            | %          |
| On-chip termination resistors (19)                             | _  | _             | 100                       | _            | _                      | 100         | _            | Ω          |
| Absolute V <sub>MAX</sub> (3)                                  | Dedicated<br>reference<br>clock pin                    | _             | _                         | 1.6          | _                      | _           | 1.6          | V          |
|  | RX reference<br>clock pin                              | _             | _                         | 1.2          | _                      | _           | 1.2          |            |
| Absolute V <sub>MIN</sub>                                      | _  | -0.4          | _                         | _            | -0.4                   | _           | _            | V          |
| Peak-to-peak<br>differential input<br>voltage                  | _  | 200           | _                         | 1600         | 200                    | _           | 1600         | mV         |
| V <sub>ICM</sub> (AC coupled)                                  | Dedicated<br>reference<br>clock pin                    | 1050/1000 (2) |                           |              | 1050/1000              | 2)          | mV           |            |
|  | RX reference<br>clock pin                              | 1             | .0/0.9/0.85               | (22)         | 1                      | .0/0.9/0.85 | (22)         | V          |
| V <sub>ICM</sub> (DC coupled)                                  | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250           | _                         | 550          | 250                    | _           | 550          | mV         |

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol                                 | Parameter   | Min  | Тур     | Max  | Unit      |
|--|---|------|---------|--|-----------|
| <b>→</b> (3) (4)                       | Input clock cycle-to-cycle jitter (f <sub>REF</sub> ≥ 100 MHz)  | _    | _       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> (3), (4)            | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 |         | +750   | ps (p-p)  |
| + (5)                                  | Period Jitter for dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                                | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| t <sub>OUTPJ_DC</sub> (5)              | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)                                     | _    | _       | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)                                  | Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )              | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTPJ_DC</sub> (5)             | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                   | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| + (5)                                  | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$                        | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> (5)             | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>OUT</sub> < 100 MHz)                           | _    | _       | 17.5   | mUI (p-p) |
| <b>+</b> (5)                           | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )    | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup> | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)+        | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>OUTPJ_IO</sub> (5),             | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )        | _    | _       | 600  | ps (p-p)  |
| (8)                                    | Period Jitter for a clock output on a regular I/O (f <sub>OUT</sub> < 100 MHz)                            | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ 10</sub> (5),            | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )     | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)                              | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)                | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>outccj_10</sub> (5),            | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100$ MHz)         | _    | _       | 600  | ps (p-p)  |
| (8)                                    | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)           | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>ғоитссу_10</sub>                | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100$ MHz)      | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)                              | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}}$ < 100 MHz) | _    | _       | 60   | mUI (p-p) |
| t <sub>CASC_OUTPJ_DC</sub>             | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )             | _    | _       | 175  | ps (p-p)  |
| (5), (6)                               | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                  | _    | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>                     | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$                                    | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>                      | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>VALUE</sub>                     | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   | _         |

Page 44 Switching Characteristics

# **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.



The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

# **High-Speed I/O Specification**

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| _  |                                       |     |     |     |     |        |        |     |         |            |       |     |            |       |
|--|---------------------------------------|-----|-----|-----|-----|--------|--------|-----|---------|------------|-------|-----|------------|-------|
| Cumbal   | Conditions                            |     | C1  |     | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY    | C4,I4 |     |            | Unit  |
| Symbol   | Conuitions                            | Min | Тур | Max | Min | Тур    | Max    | Min | Тур     | Max        | Min   | Тур | Max        | Ullit |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>True<br>Differential<br>I/O Standards           | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 800 | 5   | _      | 800    | 5   |         | 625        | 5     |     | 525        | MHz   |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O<br>Standards <sup>(3)</sup> | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 800 | 5   | _      | 800    | 5   |         | 625        | 5     |     | 525        | MHz   |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O Standards                   | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 520 | 5   | _      | 520    | 5   |         | 420        | 5     |     | 420        | MHz   |
| f <sub>HSCLK_OUT</sub><br>(output clock<br>frequency)  | _                                     | 5   |     | 800 | 5   | _      | 800    | 5   |         | 625<br>(5) | 5     |     | 525<br>(5) | MHz   |

Switching Characteristics Page 45

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Cumbal  | Conditions   |     | C1  |      | C2, | C2L, I | 2, I2L | C3, | I3, I3I | ., I3YY | C4,I4 |     |      | II.a.i.k |
|---|--|-----|-----|------|-----|--------|--------|-----|---------|---------|-------|-----|------|----------|
| Symbol  | Conditions   | Min | Тур | Max  | Min | Тур    | Max    | Min | Тур     | Max     | Min   | Тур | Max  | Unit     |
| Transmitter   |  |     |     |      |     |        |        |     |         |         |       |     |      |          |
| True<br>Differential<br>I/O Standards   | SERDES factor J<br>= 3 to 10 (9), (11),<br>(12), (13), (14), (15),<br>(16) | (6) | _   | 1600 | (6) | _      | 1434   | (6) | _       | 1250    | (6)   | _   | 1050 | Mbps     |
|   | SERDES factor J ≥ 4  LVDS TX with DPA (12), (14), (15), (16)               | (6) | _   | 1600 | (6) | _      | 1600   | (6) | _       | 1600    | (6)   |     | 1250 | Mbps     |
| - f <sub>HSDR</sub> (data<br>rate)  | SERDES factor J<br>= 2,<br>uses DDR<br>Registers                           | (6) | _   | (7)  | (6) | _      | (7)    | (6) | _       | (7)     | (6)   | _   | (7)  | Mbps     |
|   | SERDES factor J<br>= 1,<br>uses SDR<br>Register                            | (6) | _   | (7)  | (6) | _      | (7)    | (6) | _       | (7)     | (6)   | _   | (7)  | Mbps     |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) (10) | SERDES factor J<br>= 4 to 10 (17)  | (6) | _   | 1100 | (6) | _      | 1100   | (6) | _       | 840     | (6)   |     | 840  | Mbps     |
| t <sub>x Jitter</sub> - True<br>Differential  | Total Jitter for<br>Data Rate<br>600 Mbps -<br>1.25 Gbps                   | _   | _   | 160  | _   | _      | 160    | _   | _       | 160     | _     | _   | 160  | ps       |
| I/O Standards   | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.1  | _   | _      | 0.1    | _   | _       | 0.1     | _     | _   | 0.1  | UI       |
| t <sub>x Jitter</sub> -<br>Emulated<br>Differential<br>I/O Standards  | Total Jitter for<br>Data Rate<br>600 Mbps - 1.25<br>Gbps                   | _   | _   | 300  | _   | _      | 300    | _   | _       | 300     | _     | _   | 325  | ps       |
| with Three<br>External<br>Output<br>Resistor<br>Network   | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.2  | _   | _      | 0.2    | _   | _       | 0.2     | _     | _   | 0.25 | UI       |

Page 48 Switching Characteristics

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard           | Training Pattern     | Number of Data<br>Transitions in One<br>Repetition of the<br>Training Pattern | Number of<br>Repetitions per 256<br>Data Transitions <sup>(4)</sup> | Maximum              |
|--------------------|----------------------|---|---|----------------------|
| SPI-4              | 00000000001111111111 | 2   | 128   | 640 data transitions |
| Parallel Rapid I/O | 00001111             | 2   | 128   | 640 data transitions |
| Faranei napiu 1/0  | 10010000             | 4   | 64  | 640 data transitions |
| Miscellaneous      | 10101010             | 8   | 32  | 640 data transitions |
| IVIISCEIIAITEOUS   | 01010101             | 8   | 32  | 640 data transitions |

#### Notes to Table 37:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps.

Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $\geq$  1.25 Gbps

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

25

8.5

0.35

0.1

F1 F2

F3

F4

Jitter Frequency (Hz)


Switching Characteristics Page 49

Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq$  1.25 Gbps

| Jitter F | Sinusoidal Jitter (UI) |        |
|----------|------------------------|--------|
| F1       | 10,000                 | 25.000 |
| F2       | 17,565                 | 25.000 |
| F3       | 1,493,000              | 0.350  |
| F4       | 50,000,000             | 0.350  |

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.

Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



# DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

#### Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 1 of 2)

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

Page 52 Configuration Specification

# **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | 1   | C2, C2 | L, I2, I2L |     | 3, I3L,<br>3YY | C4  | 1,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
| -                 | Min | Max | Min    | Max        | Min | Max            | Min | Max  |      |
| Output Duty Cycle | 45  | 55  | 45     | 55         | 45  | 55             | 45  | 55   | %    |

#### Note to Table 44:

# **Configuration Specification**

# **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

### Note to Table 45:

# **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μ\$   |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _  | 1,506 <sup>(3)</sup> | μ\$   |
| t <sub>CF2CK</sub> (6) | nCONFIG high to first rising edge on DCLK         | 1,506  | _                    | μ\$   |
| t <sub>ST2CK</sub> (6) | nSTATUS high to first rising edge of DCLK         | 2  | _                    | μ\$   |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0  | _                    | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (4)                   | 175  | 437                  | μS    |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  |                      |       |
|                        |   | DCLK period  | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | _                    | _     |

#### Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

# FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Configuration Specification Page 63

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nCONFIG low to nSTATUS low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | <del></del>          | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(1)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5) | nCONFIG high to first rising edge on DCLK         | 1,506  | <del></del>          | μS    |
| t <sub>ST2CK</sub> (5) | nstatus high to first rising edge of DCLK         | 2  | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0  | _                    | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                              | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                              | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>                                   | _                    | S     |
| f <sub>MAX</sub>       | DCLK frequency                                    | _  | 125                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (3)                   | 175  | 437                  | μ\$   |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  DCLK period                             | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | $t_{\text{CD2CU}}$ + (8576 × CLKUSR period) $^{(4)}$ | _                    | _     |

### Notes to Table 54:

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.
- (5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

# Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

Table 55. Initialization Clock Source Option and the Maximum Frequency

| Initialization Clock<br>Source | Configuration Schemes | Maximum<br>Frequency | Minimum Number of Clock<br>Cycles <sup>(1)</sup> |  |
|--------------------------------|-----------------------|----------------------|--|--|
| Internal Oscillator            | AS, PS, FPP           | 12.5 MHz             |  |  |
| CLKUSR                         | AS, PS, FPP (2)       | 125 MHz              | 8576   |  |
| DCLK                           | PS, FPP               | 125 MHz              |  |  |

#### Notes to Table 55:

- $(1) \quad \text{The minimum number of clock cycles required for device initialization}.$
- (2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

Page 72 Document Revision History