



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	234720
Number of Logic Elements/Cells	622000
Total RAM Bits	51200000
Number of I/O	432
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/5sgxma7k2f35i3ln">https://www.e-xfl.com/product-detail/intel/5sgxma7k2f35i3ln</a>

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

Symbol	Description	Condition	Min	Typ	Max <sup>(4)</sup>	Unit
t <sub>RAMP</sub>	Power supply ramp time	Standard POR	200 $\mu$ s	—	100 ms	—
		Fast POR	200 $\mu$ s	—	4 ms	—

## Notes to Table 6

- (1) V<sub>CCPD</sub> must be 2.5 V when V<sub>CCIO</sub> is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V<sub>CCPD</sub> must be 3.0 V when V<sub>CCIO</sub> is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Stratix V devices will not exit POR if V<sub>CCBAT</sub> stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards were designed for C2 and I2 speed grades.
- (4) The power supply value describes the ~~but~~ the DC (static) power supply ~~rate~~ and does not include the dynamic ~~rate~~ requirements. Refer to the PDN ~~for~~ the additional budget ~~for~~ the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

Symbol	Description	Devices	Minimum <sup>(1)</sup>	Typical	Maximum <sup>(4)</sup>	Unit
V <sub>CCA_GXBL</sub> (1), (3)	Transceiver channel PLL power supply (left side)	GX, GS, GT	2.85	3.0	3.15	V
			2.375	2.5	2.625	
V <sub>CCA_GXBR</sub> (1), (3)	Transceiver channel PLL power supply (right side)	GX, GS	2.85	3.0	3.15	V
			2.375	2.5	2.625	
V <sub>CCA_GTBR</sub>	Transceiver channel PLL power supply (right side)	GT	2.85	3.0	3.15	V
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades)	GX, GS, GT	0.87	0.9	0.93	V
	Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)	GX, GS, GT	0.82	0.85	0.88	V
V <sub>CCHIP_R</sub>	Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades)	GX, GS, GT	0.87	0.9	0.93	V
	Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)	GX, GS, GT	0.82	0.85	0.88	V
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades)	GX, GS, GT	0.87	0.9	0.93	V
	Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)	GX, GS, GT	0.82	0.85	0.88	V
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades)	GX, GS, GT	0.87	0.9	0.93	V
	Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)	GX, GS, GT	0.82	0.85	0.88	V
V <sub>CCR_GXBL</sub> (2)	Receiver analog power supply (left side)	GX, GS, GT	0.82	0.85	0.88	V
			0.87	0.90	0.93	
			0.97	1.0	1.03	
			1.03	1.05	1.07	

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

Symbol	Description	Devices	Minimum <sup>(1)</sup>	Typical	Maximum <sup>(4)</sup>	Unit
$V_{CCR\_GXBR}$ (2)	Receiver analog power supply (right side)	GX, GS, GT	0.82	0.85	0.88	V
			0.87	0.90	0.93	
			0.97	1.0	1.03	
			1.03	1.05	1.07	
$V_{CCR\_GTBR}$	Receiver analog power supply for GT channels (right side)	GT	1.02	1.05	1.08	V
$V_{CCT\_GXBL}$ (2)	Transmitter analog power supply (left side)	GX, GS, GT	0.82	0.85	0.88	V
			0.87	0.90	0.93	
			0.97	1.0	1.03	
			1.03	1.05	1.07	
$V_{CCT\_GXBR}$ (2)	Transmitter analog power supply (right side)	GX, GS, GT	0.82	0.85	0.88	V
			0.87	0.90	0.93	
			0.97	1.0	1.03	
			1.03	1.05	1.07	
$V_{CCT\_GTBR}$	Transmitter analog power supply for GT channels (right side)	GT	1.02	1.05	1.08	V
$V_{CCL\_GTBR}$	Transmitter clock network power supply	GT	1.02	1.05	1.08	V
$V_{CCH\_GXBL}$	Transmitter output buffer power supply (left side)	GX, GS, GT	1.425	1.5	1.575	V
$V_{CCH\_GXBR}$	Transmitter output buffer power supply (right side)	GX, GS, GT	1.425	1.5	1.575	V

## Notes to Table 7.

- (1) This supply must be connected to 3.0 V if CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps to 10.5 Gbps, you can connect this supply either 3.0 V or 2.5 V.
- (2) Refer to Table 8 to select the correct power supply level for your design.
- (3) When using ATX PLLs, the supply must be 3.0 V.
- (4) This value describes the budget for the static power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

















Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.









Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices

Symbol	Parameter	Minimum	Maximum	Units
$t_{CF2CD}$	nCONFIGlow to CONF_DONElow	—	600	ns
$t_{CF2ST0}$	nCONFIGlow to nSTATUSlow	—	600	ns
$t_{CFG}$	nCONFIGlow pulse width	2	—	$\mu$ s
$t_{STATUS}$	nSTATUSlow pulse width	268	1,500	$\mu$ s
$t_{CF2ST1}$	nCONFIGhigh to nSTATUShigh	—	1,506 <sup>(3)</sup>	$\mu$ s
$t_{CF2CK}^{(6)}$	nCONFIGhigh to first rising edge of DCLK	1,506	—	$\mu$ s
$t_{ST2CK}^{(6)}$	nSTATUShigh to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	DATA[] setup time before rising edge of DCLK	5.5	—	ns
$t_{DH}$	DATA[] hold time after rising edge of DCLK	0	—	ns
$t_{CH}$	DCLKhigh time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLKlow time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLKfrequency (FPR8/ $\times$ 16)	—	125	MHz
	DCLKfrequency (FPR32)	—	100	MHz
$t_{CD2UM}$	CONF_DONEhigh to user mode <sup>(4)</sup>	175	437	$\mu$ s
$t_{CD2CU}$	CONF_DONEhigh to CLKUSRenable	4 $\times$ maximum DCLKperiod	—	—
$t_{CD2UMC}$	CONF_DONEhigh to user mode with CLKUSR option on	$t_{CD2CU} + (8576 \times \text{CLKUSR period})^{(5)}$	—	—

Notes to Table 50

- (1) Use these timing parameters when decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending nCONFIG or nSTATUSlow pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding nSTATUSlow.
- (4) The minimum and maximum numbers apply if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the Configuration, Design Security, and Remote System Upgrades in Stratix V Devices chapter.
- (6) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

## FPP Configuration Timing when DCLK-to-DATA[] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is more than 1.







Table 60. Glossary (Part 4 of 4)

Letter	Subject	Definitions
V	$V_{CM(DC)}$	DC common mode input voltage.
	$V_{ICM}$	Input common mode voltage—The common mode of the differential signal at the receiver.
	$V_{ID}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{DIF(AC)}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
	$V_{IH}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage
	$V_{IH(DC)}$	High-level DC input voltage
	$V_{IL}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage
	$V_{IL(DC)}$	Low-level DC input voltage
	$V_{OCM}$	Output common mode voltage—The common mode of the differential signal at the transmitter.
	$V_{OD}$	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	$V_{SWING}$	Differential input voltage
	$V_X$	Input differential cross point voltage
	$V_{OX}$	Output differential cross point voltage
W	W	High-speed I/O block—clock boost factor
X		
Y	—	—
Z		

## Document Revision History

Table 61 lists the revision history for this chapter.

Table 61. Document Revision History (Part 1 of 3)

Date	Version	Changes
June 2018	3.9	Added the "Stratix V Device Overshoot Duration" figure.
April 2017	3.8	<p>Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.</p> <p>Changed the minimum value for <math>t_{OD2UMC}</math> in the "PS Timing Parameters for Stratix V Devices" table.</p> <p>Changed the condition for <math>100-R_D</math> in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table.</p> <p>Changed the minimum value for <math>t_{OD2UMC}</math> in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table</p> <p>Changed the minimum value for <math>t_{OD2UMC}</math> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</p> <p>Changed the minimum value for <math>t_{OD2UMC}</math> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</p> <p>Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table.</p>
June 2016	3.7	<p>Added the <math>V_{DD}</math> minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table</p> <p>Added the <math>J_{OUT}</math> specification to the "Absolute Maximum Ratings for Stratix V Devices" table.</p>
December 2015	3.6	Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.
December 2015	3.5	<p>Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table.</p> <p>Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table.</p>
July 2015	3.4	<p>Changed the data rate specification for transceiver speed grade 3 in the following tables:</p> <ul style="list-style-type: none"> <li>"Transceiver Specifications for Stratix V GX and GS Devices"</li> <li>"Stratix V Standard PCS Approximate Maximum Date Rate"</li> <li>"Stratix V 10G PCS Approximate Maximum Data Rate"</li> </ul> <p>Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table.</p> <p>Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table.</p> <p>Changed the <math>t_{OD}</math> maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table.</p> <p>Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table.</p>

