



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 234720 |
| Number of Logic Elements/Cells | 622000 |
| Total RAM Bits | 51200000 |
| Number of I/O | 696 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxma7k2f40c2ln |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 2 Electrical Characteristics

Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering (1), (2), (3) (Part 2 of 2)

| Transceiver Speed | | Core Speed Grade | | | | | | | |
|--------------------------|----|------------------|-----|-----|---------|---------|--------------------|-----|--|
| Grade | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L | I3YY | 14 | |
| 3 GX channel—8.5 Gbps | _ | Yes | Yes | Yes | _ | Yes | Yes ⁽⁴⁾ | Yes | |

Notes to Table 1:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.
- (3) C2L, I2L, and I3L speed grades are for low-power devices.
- (4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices.

Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering (1), (2)

| Transacius Crad Crado | Core Speed Grade | | | | | | |
|--|------------------|-----|-----|-----|--|--|--|
| Transceiver Speed Grade | C1 | C2 | 12 | 13 | | | |
| 2 GX channel—12.5 Gbps GT channel—28.05 Gbps | Yes | Yes | _ | _ | | | |
| 3 GX channel—12.5 Gbps GT channel—25.78 Gbps | Yes | Yes | Yes | Yes | | | |

Notes to Table 2:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 1 of 2)

| Symbol | Description | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V _{CC} | Power supply for core voltage and periphery circuitry | -0.5 | 1.35 | V |
| V _{CCPT} | Power supply for programmable power technology | -0.5 | 1.8 | V |
| V _{CCPGM} | Power supply for configuration pins | -0.5 | 3.9 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | -0.5 | 3.4 | V |
| V _{CCBAT} | Battery back-up power supply for design security volatile key register | -0.5 | 3.9 | V |
| V _{CCPD} | I/O pre-driver power supply | -0.5 | 3.9 | V |
| V _{CCIO} | I/O power supply | -0.5 | 3.9 | V |

Page 8 Electrical Characteristics

Table 8 shows the transceiver power supply voltage requirements for various conditions.

Table 8. Transceiver Power Supply Voltage Requirements

| Conditions | Core Speed Grade | VCCR_GXB & VCCT_GXB (2) | VCCA_GXB | VCCH_GXB | Unit |
|--|-----------------------------------|-------------------------|----------|----------|------|
| If BOTH of the following conditions are true: | | 4.05 | | | |
| ■ Data rate > 10.3 Gbps. | All | 1.05 | | | |
| ■ DFE is used. | | | | | |
| If ANY of the following conditions are true (1): | | | 3.0 | | |
| ATX PLL is used. | | | | | |
| ■ Data rate > 6.5Gbps. | All | 1.0 | | | |
| ■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. | | | | 1.5 | V |
| If ALL of the following | C1, C2, I2, and I3YY | 0.90 | 2.5 | | |
| conditions are true: ATX PLL is not used. | | | | | |
| ■ Data rate ≤ 6.5Gbps. | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85 | 2.5 | | |
| DFE, AEQ, and EyeQ are not used. | | | | | |

Notes to Table 8:

- (1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.
- (2) If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

DC Characteristics

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

Supply Current

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

| | | | | Calibratio | n Accuracy | | |
|--|--|--|------------|------------|----------------|------------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3,I3, I3YY | C4,I4 | Unit |
| 50-Ω R _S | Internal series termination with calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ R_S | Internal series termination with calibration (34- Ω and 40- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 48 - Ω , 60 - Ω , 80 - Ω , and 240 - Ω R _S | Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting) | V _{CCIO} = 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 50-Ω R _T | Internal parallel termination with calibration (50-Ω setting) | V _{CCIO} = 2.5, 1.8, 1.5, 1.2 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 60- Ω and 120- Ω R _T | Internal parallel termination with calibration (60- Ω and 120- Ω setting) | V _{CCIO} = 1.2 | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S_left_shift} \end{array}$ | Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

| | | | Resistance Tolerance | | | | | |
|-----------------------------|--|-----------------------------------|----------------------|--------|------|-----|---|--|
| Symbol | Description | 1311 | | C4, I4 | Unit | | | |
| 25-Ω R, 50-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CC10} = 3.0 and 2.5 V | ±30 | ±30 | ±40 | ±40 | % | |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CC10} = 1.8 and 1.5 V | ±30 | ±30 | ±40 | ±40 | % | |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % | |

⁽¹⁾ OCT calibration accuracy is valid at the time of calibration only.

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit |
|---|---|-----|------------------|--------------|------|------------------|--------------|------|------------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | DC Gain Setting = 0 | _ | 0 | _ | _ | 0 | _ | _ | 0 | _ | dB |
| | DC Gain Setting = 1 | _ | 2 | _ | _ | 2 | _ | _ | 2 | _ | dB |
| Programmable DC gain | DC Gain Setting = 2 | | 4 | _ | _ | 4 | | _ | 4 | _ | dB |
| | DC Gain Setting = 3 | | 6 | | _ | 6 | _ | _ | 6 | _ | dB |
| | DC Gain Setting = 4 | _ | 8 | | _ | 8 | | _ | 8 | _ | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | _ | | | | - | 1.4-V ar | nd 1.5-V PC | ML | | | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) | _ | 600 | _ | 14100 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| | 85-Ω setting | _ | 85 ± 20% | _ | _ | 85 ± 20% | _ | _ | 85 ± 20% | _ | Ω |
| Differential on- | 100-Ω setting | | 100 ± 20% | _ | _ | 100 ± 20% | | _ | 100 ± 20% | _ | Ω |
| chip termination resistors | 120-Ω setting | _ | 120 ± 20% | _ | _ | 120 ± 20% | _ | _ | 120 ± 20% | _ | Ω |
| | 150-Ω setting | _ | 150 ± 20% | _ | _ | 150 ± 20% | _ | _ | 150 ± 20% | _ | Ω |
| V _{OCM} (AC coupled) | 0.65-V setting | _ | 650 | _ | _ | 650 | _ | _ | 650 | _ | mV |
| V _{OCM} (DC coupled) | _ | _ | 650 | _ | _ | 650 | _ | _ | 650 | _ | mV |
| Rise time (7) | 20% to 80% | 30 | _ | 160 | 30 | _ | 160 | 30 | | 160 | ps |
| Fall time ⁽⁷⁾ | 80% to 20% | 30 | _ | 160 | 30 | | 160 | 30 | _ | 160 | ps |
| Intra-differential pair skew | Tx V _{CM} = 0.5 V and slew rate of 15 ps | _ | _ | 15 | _ | _ | 15 | _ | _ | 15 | ps |
| Intra-transceiver block transmitter channel-to- channel skew | x6 PMA bonded mode | _ | _ | 120 | _ | _ | 120 | _ | _ | 120 | ps |

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Page 30 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) $^{(1)}$

| Symbol/ | Conditions | 5 | Transceive Speed Grade | | | Transceive peed Grade | | Unit |
|--|--|-----------|---------------------------|--------------|------------------------|--------------------------|--------------|------------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | • | • | • | • | • | • | • | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | /IL, 1.4-V PC | ML, 1.5-V P | CML, 2.5-V and HCSL | PCML, Diffe | rential LVPE | ECL, LVDS, |
| Standards | RX reference clock pin | | 1.4-V PCML | ., 1.5-V PCN | IL, 2.5-V PC | ML, LVPEC | L, and LVDS | ; |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) (6) | _ | 100 | _ | 710 | 100 | _ | 710 | MHz |
| Rise time | 20% to 80% | _ | _ | 400 | _ | _ | 400 | |
| Fall time | 80% to 20% | _ | _ | 400 | _ | <u> </u> | 400 | ps |
| Duty cycle | _ | 45 | _ | 55 | 45 | _ | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors (19) | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} (3) | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | _ | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | | 1050/1000 | 2) | | 1050/1000 | 2) | mV |
| | RX reference clock pin | 1 | .0/0.9/0.85 | (22) | 1 | .0/0.9/0.85 | (22) | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | mV |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5) $^{(1)}$

| Symbol/ | Conditions | S | Transceive peed Grade | | | Transceive Deed Grade | | Unit |
|--|---|--|--------------------------|--------|--------|--------------------------|--------|----------|
| Description | | Min | Тур | Max | Min | Тур | Max | 1 |
| | 100 Hz | _ | _ | -70 | _ | _ | -70 | |
| Transmitter REFCLK | 1 kHz | _ | _ | -90 | | _ | -90 | |
| Phase Noise (622 | 10 kHz | _ | _ | -100 | _ | _ | -100 | dBc/Hz |
| MHz) ⁽¹⁸⁾ | 100 kHz | _ | _ | -110 | _ | _ | -110 | |
| | ≥1 MHz | | _ | -120 | _ | | -120 | 1 |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁵⁾ | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| RREF (17) | _ | _ | 1800 ± 1% | _ | _ | 1800 ± 1% | _ | Ω |
| Transceiver Clocks | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |
| Reconfiguration clock (mgmt_clk_clk) frequency | | 100 | _ | 125 | 100 | | 125 | MHz |
| Receiver | | | | | | | | |
| Supported I/O Standards | _ | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | 6 |
| Data rate (Standard PCS) (21) | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) (21) | GX channels | 600 | _ | 12,500 | 600 | _ | 12,500 | Mbps |
| Data rate | GT channels | 19,600 | _ | 28,050 | 19,600 | _ | 25,780 | Mbps |
| Absolute V _{MAX} for a receiver pin ⁽³⁾ | GT channels | _ | _ | 1.2 | _ | _ | 1.2 | V |
| Absolute V _{MIN} for a receiver pin | GT channels | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Maximum peak-to-peak | GT channels | | _ | 1.6 | _ | | 1.6 | V |
| differential input voltage V _{ID} (diff p-p) before device configuration ⁽²⁰⁾ | GX channels | | | | (8) | | | |
| | GT channels | | | | | | | |
| Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration (16), (20) | $V_{CCR_GTB} = 1.05 \text{ V} $ $(V_{ICM} = 0.65 \text{ V})$ | _ | _ | 2.2 | _ | _ | 2.2 | V |
| oomiguration ', ' / | GX channels | | | | (8) | | • | • |
| Minimum differential | GT channels | 200 | _ | _ | 200 | | _ | mV |
| eye opening at receiver serial input pins ⁽⁴⁾ , ⁽²⁰⁾ | GX channels | | | | (8) | | | |

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5) $^{(1)}$

| Symbol/ | Conditions | | Transceiver Speed Grade | | | Transceive peed Grade | | Unit |
|---|----------------------------------|----------------------|----------------------------|--------|-----|--------------------------|--------|-------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Differential on-chip termination resistors (7) | GT channels | _ | 100 | _ | _ | 100 | _ | Ω |
| | 85-Ω setting | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | Ω |
| Differential on-chip termination resistors | 100-Ω setting | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | Ω |
| for GX channels (19) | 120-Ω setting | _ | 120 ± 30% | _ | _ | 120 ± 30% | _ | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | Ω |
| V _{ICM} (AC coupled) | GT channels | _ | 650 | _ | _ | 650 | _ | mV |
| | VCCR_GXB = 0.85 V or 0.9 V | _ | 600 | _ | _ | 600 | _ | mV |
| VICM (AC and DC coupled) for GX Channels | VCCR_GXB = 1.0 V full bandwidth | _ | 700 | _ | _ | 700 | _ | mV |
| | VCCR_GXB = 1.0 V half bandwidth | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽⁹⁾ | _ | _ | _ | 10 | _ | _ | 10 | μs |
| t _{LTD} ⁽¹⁰⁾ | _ | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTD_manual} (11) | | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTR_LTD_manual} (12) | | 15 | _ | _ | 15 | _ | _ | μs |
| Run Length | GT channels | _ | _ | 72 | _ | _ | 72 | CID |
| nuii Leiigiii | GX channels | | | | (8) | | | |
| CDR PPM | GT channels | _ | _ | 1000 | _ | _ | 1000 | ± PPM |
| ODITITIVI | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | _ | 14 | _ | _ | 14 | dB |
| equalization (AC Gain) ⁽⁵⁾ | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | _ | 7.5 | _ | _ | 7.5 | dB |
| DC gain ⁽⁶⁾ | GX channels | | | | (8) | | | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | | 100 | _ | _ | 100 | _ | Ω |
| Transmitter | · ' | | • | | | • | • | |
| Supported I/O Standards | _ | 1.4-V and 1.5-V PCML | | | | | | |
| Data rate (Standard PCS) | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) | GX channels | 600 | _ | 12,500 | 600 | | 12,500 | Mbps |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) $^{(1)}$

| Symbol/ | Conditions | | Transceive peed Grade | | | Transceive Deed Grade | | Unit | |
|--|--|--------|--------------------------|--------------------------------|--------|--------------------------|--------------------------------|------|--|
| Description | | Min | Тур | Max | Min | Тур | Max | | |
| Data rate | GT channels | 19,600 | _ | 28,050 | 19,600 | _ | 25,780 | Mbps | |
| Differential on-chip | GT channels | _ | 100 | _ | | 100 | _ | Ω | |
| termination resistors | GX channels | | | • | (8) | | <u>'</u> | | |
| \/ | GT channels | _ | 500 | _ | _ | 500 | — | mV | |
| V _{OCM} (AC coupled) | GX channels | | | • | (8) | | <u>'</u> | | |
| Diag/Fall time | GT channels | _ | 15 | _ | _ | 15 | _ | ps | |
| Rise/Fall time | GX channels | | <u>I</u> | | (8) | | | | |
| Intra-differential pair skew | GX channels | | | | (8) | | | | |
| Intra-transceiver block transmitter channel-to- channel skew | GX channels | | (8) | | | | | | |
| Inter-transceiver block transmitter channel-to- channel skew | GX channels | | (8) | | | | | | |
| CMU PLL | | | | | | | | | |
| Supported Data Range | _ | 600 | _ | 12500 | 600 | _ | 8500 | Mbps | |
| t _{pll_powerdown} (13) | _ | 1 | _ | _ | 1 | _ | _ | μs | |
| t _{pll_lock} (14) | _ | _ | _ | 10 | _ | _ | 10 | μs | |
| ATX PLL | | | | | | | | | |
| | VCO post- divider L=2 | 8000 | _ | 12500 | 8000 | _ | 8500 | Mbps | |
| | L=4 | 4000 | _ | 6600 | 4000 | _ | 6600 | Mbps | |
| Supported Data Rate | L=8 | 2000 | _ | 3300 | 2000 | _ | 3300 | Mbps | |
| Range for GX Channels | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps | |
| Supported Data Rate Range for GT Channels | VCO post- divider L=2 | 9800 | _ | 14025 | 9800 | _ | 12890 | Mbps | |
| t _{pll_powerdown} (13) | _ | 1 | _ | _ | 1 | _ | _ | μs | |
| t _{pll_lock} (14) | _ | _ | _ | 10 | _ | _ | 10 | μs | |
| fPLL | | | • | | | | | | |
| Supported Data Range | _ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | Mbps | |
| t _{pll_powerdown} (13) | _ | 1 | _ | _ | 1 | _ | _ | μs | |

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

Transceiver Characterization

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Page 42 Switching Characteristics

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

| | | Peformance | | | | | | | | |
|---------------------|-----|------------|-----------|------|------------------|-----|-----|------|--|--|
| Mode | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit | | |
| | | Modes us | ing Three | DSPs | • | | | | | |
| One complex 18 x 25 | 425 | 425 | 415 | 340 | 340 | 275 | 265 | MHz | | |
| | | Modes u | sing Four | DSPs | | | | | | |
| One complex 27 x 27 | 465 | 465 | 465 | 380 | 380 | 300 | 290 | MHz | | |

Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 1 of 2)

| | | | Resources Used | | Performance | | | | | | |
|--------|------------------------------------|-------|----------------|-----|-------------|-----|-----|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, I2L | 13, 13L, 13YY | 14 | Unit |
| | Single port, all supported widths | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| MLAB | Simple dual-port, x32/x64 depth | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| IVILAD | Simple dual-port, x16 depth (3) | 0 | 1 | 675 | 675 | 533 | 400 | 675 | 533 | 400 | MHz |
| | ROM, all supported widths | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |

Page 44 Switching Characteristics

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.



The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| _ | | | | | | | | | | | | | | |
|--|---------------------------------------|-----|-----|-----|-----|--------|--------|-----|---------|------------|-----|------|------------|-------|
| Cumbal | Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY | | C4,I | 4 | Unit |
| Symbol | Conuntions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Ullit |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 (4) | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 (4) | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 (4) | 5 | | 520 | 5 | _ | 520 | 5 | | 420 | 5 | | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | | 800 | 5 | _ | 800 | 5 | | 625 (5) | 5 | | 525 (5) | MHz |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Cumbal | Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, | I3, I3I | ., I3YY | | C4,I4 | 4 | II.a.i.k |
|---|--|-----|-----|------|-----|--------|--------|-----|---------|---------|-----|-------|------|----------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Transmitter | | | | | | | | | | | | | | |
| | SERDES factor J = 3 to 10 (9), (11), (12), (13), (14), (15), (16) | (6) | _ | 1600 | (6) | _ | 1434 | (6) | _ | 1250 | (6) | _ | 1050 | Mbps |
| True Differential I/O Standards | SERDES factor J ≥ 4 LVDS TX with DPA (12), (14), (15), (16) | (6) | _ | 1600 | (6) | _ | 1600 | (6) | _ | 1600 | (6) | | 1250 | Mbps |
| - f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) (10) | SERDES factor J = 4 to 10 (17) | (6) | _ | 1100 | (6) | _ | 1100 | (6) | _ | 840 | (6) | | 840 | Mbps |
| t _{x Jitter} - True Differential | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 160 | _ | _ | 160 | _ | _ | 160 | _ | _ | 160 | ps |
| I/O Standards | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | UI |
| t _{x Jitter} - Emulated Differential I/O Standards | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | _ | _ | 325 | ps |
| with Three External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.25 | UI |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 4 of 4)

| Cumbal | ymbol Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, | I3, I3I | ., I3YY | | C4,I | 4 | Unit |
|-------------------------------|--|-----|-----|-----------|-----|--------|-----------|-----|---------|-----------|-----|------|-----------|----------|
| Symbol | Conuntions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Ullit |
| | SERDES factor J = 3 to 10 | (6) | _ | (8) | (6) | | (8) | (6) | | (8) | (6) | _ | (8) | Mbps |
| f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | | (7) | (6) | | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| DPA Mode | | | | | | | | | | | | | | |
| DPA run length | _ | _ | _ | 1000 0 | _ | | 1000 0 | _ | | 1000 0 | _ | _ | 1000 0 | UI |
| Soft CDR mode | • | | | | | | | | | | | | | |
| Soft-CDR PPM tolerance | _ | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | ± PPM |
| Non DPA Mode | , | | | | | | | | | | | | | |
| Sampling Window | _ | _ | _ | 300 | _ | | 300 | _ | | 300 | _ | _ | 300 | ps |

Notes to Table 36:

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Configuration Specification Page 55

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

| | Mombor | | Active Serial (1) |) | Fast Passive Parallel ⁽²⁾ | | | | |
|---------|----------------|-------|-------------------|------------------------|--------------------------------------|------------|------------------------|--|--|
| Variant | Member Code | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) | | |
| | D3 | 4 | 100 | 0.344 | 32 | 100 | 0.043 | | |
| | D4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 | | |
| GS | D4 | 4 | 100 | 0.344 | 32 | 100 | 0.043 | | |
| us | D5 | 4 | 100 | 0.534 | 32 | 100 | 0.067 | | |
| | D6 | 4 | 100 | 0.741 | 32 | 100 | 0.093 | | |
| | D8 | 4 | 100 | 0.741 | 32 | 100 | 0.093 | | |
| E | E9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 | | |
| | EB | 4 | 100 | 0.857 | 32 | 100 | 0.107 | | |

Notes to Table 48:

Fast Passive Parallel Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[] ratio for each combination.

Table 49. DCLK-to-DATA[] Ratio (1) (Part 1 of 2)

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×8 | Disabled | Enabled | 1 |
| IFF X0 | Enabled | Disabled | 2 |
| | Enabled | Enabled | 2 |
| | Disabled | Disabled | 1 |
| FPP ×16 | Disabled | Enabled | 2 |
| | Enabled | Disabled | 4 |
| | Enabled | Enabled | 4 |

⁽¹⁾ DCLK frequency of 100 MHz using external CLKUSR.

⁽²⁾ Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×32 | Disabled | Enabled | 4 |
| 1FF ×32 | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |

Note to Table 49:


(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM}.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP $\times 8$, use DATA [7..0]. If you use FPP $\times 16$, use DATA [15..0].

Page 60 Configuration Specification

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

Table 51. FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1 $^{(1)}$

| Symbol | Parameter | Minimum | Maximum | Units |
|------------------------|---|--|----------------------|-------|
| t _{CF2CD} | nconfig low to conf_done low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nstatus low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nconfig high to nstatus high | _ | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} (5) | nconfig high to first rising edge on DCLK | 1,506 | _ | μS |
| t _{ST2CK} (5) | nstatus high to first rising edge of DCLK | 2 | _ | μS |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | N-1/f _{DCLK} ⁽⁵⁾ | _ | S |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f | DCLK frequency (FPP ×8/×16) | _ | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | _ | 100 | MHz |
| t _R | Input rise time | _ | 40 | ns |
| t _F | Input fall time | _ | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nconfig or nstatus low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Configuration Specification Page 61

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Notes to Table 52:

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or ${\tt CLKUSR}$ pin.
- (3) After the option bit to enable the $INIT_DONE$ pin is configured into the device, the $INIT_DONE$ goes low.

Table 53 lists the timing parameters for AS $\times 1$ and AS $\times 4$ configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices (1), (2) (Part 1 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t _{CO} | DCLK falling edge to AS_DATAO/ASDO output | _ | 2 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | _ | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | _ | ns |

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter | Subject | Definitions |
|------------------|-------------------------------|--|
| G | | |
| Н | _ | - |
| 1 | | |
| J | JTAG Timing Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS TDI TCK TJPSU TJ |
| K L M N | _ | |
| P | PLL Specifications | Diagram of PLL Specifications (1) CLKOUT Pins Four Core Clock Reconfigurable in User Mode External Feedback Note: (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs. |
| Q | _ | <u> </u> |
| R | R _L | Receiver differential input discrete resistor (external to the Stratix V device). |
| | <u> </u> | (5/10/10/10/10/10/10/10/10/10/10/10/10/10/ |

Page 72 Document Revision History