



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |                                                            |
|--------------------------------|------------------------------------------------------------|
| Product Status                 | Obsolete                                                   |
| Number of LABs/CLBs            | 234720                                                     |
| Number of Logic Elements/Cells | 622000                                                     |
| Total RAM Bits                 | 51200000                                                   |
| Number of I/O                  | 696                                                        |
| Number of Gates                | -                                                          |
| Voltage - Supply               | 0.87V ~ 0.93V                                              |
| Mounting Type                  | Surface Mount                                              |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                         |
| Package / Case                 | 1517-BBGA, FCBGA                                           |
| Supplier Device Package        | 1517-FBGA (40x40)                                          |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxma7k2f40i2n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Page 4 Electrical Characteristics

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions** 

| Symbol  | Description      | Condition (V) | Overshoot Duration as %<br>@ T <sub>J</sub> = 100°C | Unit |
|---------|------------------|---------------|-----------------------------------------------------|------|
|         |                  | 3.8           | 100                                                 | %    |
|         |                  | 3.85          | 64                                                  | %    |
|         |                  | 3.9           | 36                                                  | %    |
|         |                  | 3.95          | 21                                                  | %    |
| Vi (AC) | AC input voltage | 4             | 12                                                  | %    |
|         |                  | 4.05          | 7                                                   | %    |
|         |                  | 4.1           | 4                                                   | %    |
|         |                  | 4.15          | 2                                                   | %    |
|         |                  | 4.2           | 1                                                   | %    |

Figure 1. Stratix V Device Overshoot Duration



Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> – 0.15    | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                              | V <sub>X(AC)</sub> (V) |                              | V <sub>SWING(</sub>                        | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--------------------------------------------|-----------------------------------------------|
| I/O Standard            | Min   | Тур                   | Max   | Min               | Max                     | Min                          | Тур                    | Max                          | Min                                        | Max                                           |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5                                        | V <sub>CCIO</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _                                             |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _                                             |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30                                          |

### Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    | V <sub>CCIO</sub> (V) |     |       | V <sub>DIF(DC)</sub> (V) |     |      | $V_{X(AC)}(V)$ $V_{CM(DC)}(V)$ $V_{DIF(AC)}(V)$ |      | V <sub>X(AC)</sub> (V) |     | <sup>(C)</sup> ( <b>V</b> ) |     |     |
|------------------------|-----------------------|-----|-------|--------------------------|-----|------|-------------------------------------------------|------|------------------------|-----|-----------------------------|-----|-----|
| Standard               | Min                   | Тур | Max   | Min                      | Max | Min  | Тур                                             | Max  | Min                    | Тур | Max                         | Min | Max |
| HSTL-18<br>Class I, II | 1.71                  | 1.8 | 1.89  | 0.2                      | _   | 0.78 | _                                               | 1.12 | 0.78                   | _   | 1.12                        | 0.4 | _   |
| HSTL-15<br>Class I, II | 1.425                 | 1.5 | 1.575 | 0.2                      |     | 0.68 | _                                               | 0.9  | 0.68                   |     | 0.9                         | 0.4 | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Page 16 Electrical Characteristics

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

| I/O                    |      | V <sub>CCIO</sub> (V) |      | V <sub>DIF(</sub> | <sub>DC)</sub> (V)      |                                 | V <sub>X(AC)</sub> (V)    |                                 |                           | V <sub>CM(DC)</sub> (V    | )                         | V <sub>DIF(</sub> | <sub>(C)</sub> (V)          |
|------------------------|------|-----------------------|------|-------------------|-------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|-------------------|-----------------------------|
| Standard               | Min  | Тур                   | Max  | Min               | Max                     | Min                             | Тур                       | Max                             | Min                       | Тур                       | Max                       | Min               | Max                         |
| HSTL-12<br>Class I, II | 1.14 | 1.2                   | 1.26 | 0.16              | V <sub>CCIO</sub> + 0.3 | _                               | 0.5*<br>V <sub>CCIO</sub> | _                               | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3               | V <sub>CCIO</sub><br>+ 0.48 |
| HSUL-12                | 1.14 | 1.2                   | 1.3  | 0.26              | 0.26                    | 0.5*V <sub>CCIO</sub><br>- 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCIO</sub><br>+ 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44              | 0.44                        |

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O                          | Vc    | <sub>CIO</sub> (V) | (10)  |     | V <sub>ID</sub> (mV) <sup>(8)</sup> |     |      | $V_{ICM(DC)}$ (V)              |       | V <sub>o</sub> | <sub>D</sub> (V) ( | 6)  | V     | <sub>OCM</sub> (V) | (6)   |
|------------------------------|-------|--------------------|-------|-----|-------------------------------------|-----|------|--------------------------------|-------|----------------|--------------------|-----|-------|--------------------|-------|
| Standard                     | Min   | Тур                | Max   | Min | Condition                           | Max | Min  | Condition                      | Max   | Min            | Тур                | Max | Min   | Тур                | Max   |
| PCML                         | Trar  | nsmitte            |       |     |                                     |     |      | of the high-s<br>I/O pin speci |       |                |                    |     |       |                    | . For |
| 2.5 V                        | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> =                   | _   | 0.05 | D <sub>MAX</sub> ≤ 700 Mbps    | 1.8   | 0.247          | _                  | 0.6 | 1.125 | 1.25               | 1.375 |
| LVDS (1)                     | 2.373 | 2.3                | 2.023 | 100 | 1.25 V                              |     | 1.05 | D <sub>MAX</sub> > 700 Mbps    | 1.55  | 0.247          | _                  | 0.6 | 1.125 | 1.25               | 1.375 |
| BLVDS (5)                    | 2.375 | 2.5                | 2.625 | 100 | _                                   | _   | _    | _                              | _     | _              | _                  | _   | _     | _                  | _     |
| RSDS<br>(HIO) <sup>(2)</sup> | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> = 1.25 V            | _   | 0.3  | _                              | 1.4   | 0.1            | 0.2                | 0.6 | 0.5   | 1.2                | 1.4   |
| Mini-<br>LVDS<br>(HIO) (3)   | 2.375 | 2.5                | 2.625 | 200 | _                                   | 600 | 0.4  | _                              | 1.325 | 0.25           | _                  | 0.6 | 1     | 1.2                | 1.4   |
| LVPECL (4                    | _     | _                  | _     | 300 | _                                   | _   | 0.6  | D <sub>MAX</sub> ≤ 700 Mbps    | 1.8   | _              | _                  | _   | _     | _                  |       |
| ), (9)                       | _     | _                  | _     | 300 | _                                   | _   | 1    | D <sub>MAX</sub> > 700 Mbps    | 1.6   | _              | _                  | _   | _     | _                  | _     |

### Notes to Table 22:

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{\text{ICM}}$ ,  $V_{\text{OD}}$ , and  $V_{\text{OCM}}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \le RL \le 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5  $\rm V.$

# **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus<sup>®</sup> II PowerPlay Power Analyzer feature.

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 18 Switching Characteristics

# **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

# **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/                                             | Conditions                                                        | Transceiver Speed<br>Grade 1 |       |            | Trar     | sceive<br>Grade | r Speed<br>2        | Trar      | sceive<br>Grade | r Speed<br>3 | Unit     |
|-----------------------------------------------------|-------------------------------------------------------------------|------------------------------|-------|------------|----------|-----------------|---------------------|-----------|-----------------|--------------|----------|
| Description                                         |                                                                   | Min                          | Тур   | Max        | Min      | Тур             | Max                 | Min       | Тур             | Max          |          |
| Reference Clock                                     |                                                                   |                              |       |            |          |                 |                     |           |                 |              |          |
| Supported I/O<br>Standards                          | Dedicated<br>reference<br>clock pin                               | 1.2-V                        | PCML, | 1.4-V PCM  | L, 1.5-V | PCML,           | , 2.5-V PCN<br>HCSL | 1L, Diffe | rential         | LVPECL, L\   | /DS, and |
| Statiuatus                                          | RX reference clock pin                                            |                              |       | 1.4-V PCMI | _, 1.5-V | PCML,           | 2.5-V PCM           | L, LVPE   | CL, and         | d LVDS       |          |
| Input Reference<br>Clock Frequency<br>(CMU PLL) (8) | _                                                                 | 40                           | _     | 710        | 40       | _               | 710                 | 40        | _               | 710          | MHz      |
| Input Reference<br>Clock Frequency<br>(ATX PLL) (8) | _                                                                 | 100                          | _     | 710        | 100      | _               | 710                 | 100       | _               | 710          | MHz      |
| Rise time                                           | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _                            | _     | 400        | _        | _               | 400                 | _         | _               | 400          | ne       |
| Fall time                                           | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _                            | _     | 400        | _        | _               | 400                 | _         | _               | 400          | ps       |
| Duty cycle                                          | _                                                                 | 45                           |       | 55         | 45       | _               | 55                  | 45        |                 | 55           | %        |
| Spread-spectrum<br>modulating clock<br>frequency    | PCI Express®<br>(PCIe®)                                           | 30                           | _     | 33         | 30       | _               | 33                  | 30        | _               | 33           | kHz      |

Page 20 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 3 of 7)

| Symbol/                                                                                                                      | Conditions                                                                  | Trai | nsceive<br>Grade | r Speed<br>1 | Trai     | sceive<br>Grade | r Speed<br>2 | Trar    | sceive<br>Grade | er Speed<br>e 3          | Unit |
|------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|------|------------------|--------------|----------|-----------------|--------------|---------|-----------------|--------------------------|------|
| Description                                                                                                                  |                                                                             | Min  | Тур              | Max          | Min      | Тур             | Max          | Min     | Тур             | Max                      |      |
| Reconfiguration<br>clock<br>(mgmt_clk_clk)<br>frequency                                                                      | _                                                                           | 100  | _                | 125          | 100      | _               | 125          | 100     | _               | 125                      | MHz  |
| Receiver                                                                                                                     |                                                                             |      |                  |              |          |                 |              |         |                 |                          |      |
| Supported I/O<br>Standards                                                                                                   | _                                                                           |      |                  | 1.4-V PCMI   | _, 1.5-V | PCML,           | 2.5-V PCM    | L, LVPE | CL, and         | d LVDS                   |      |
| Data rate<br>(Standard PCS)                                                                                                  | _                                                                           | 600  | _                | 12200        | 600      |                 | 12200        | 600     | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS) (9), (23)                                                                                             | _                                                                           | 600  | _                | 14100        | 600      | _               | 12500        | 600     | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(5)</sup>                                                                  | _                                                                           | _    | _                | 1.2          | _        | _               | 1.2          | _       | _               | 1.2                      | V    |
| Absolute V <sub>MIN</sub> for a receiver pin                                                                                 | _                                                                           | -0.4 | _                | _            | -0.4     | _               | _            | -0.4    | _               | _                        | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-<br>p) before device<br>configuration (22) | _                                                                           | _    | _                | 1.6          | _        | _               | 1.6          | _       | _               | 1.6                      | V    |
| Maximum peak-<br>to-peak                                                                                                     | $V_{CCR\_GXB} = 1.0 \text{ V}/1.05 \text{ V} $ $(V_{ICM} = 0.70 \text{ V})$ | _    | _                | 2.0          | _        | _               | 2.0          | _       | _               | 2.0                      | V    |
| differential input voltage V <sub>ID</sub> (diff p-p) after device configuration (18),                                       | $V_{\text{CCR\_GXB}} = 0.90 \text{ V}$ $(V_{\text{ICM}} = 0.6 \text{ V})$   |      |                  | 2.4          | _        |                 | 2.4          | _       | _               | 2.4                      | V    |
| (22)                                                                                                                         | $V_{CCR\_GXB} = 0.85 \text{ V}$ $(V_{ICM} = 0.6 \text{ V})$                 | _    | _                | 2.4          | _        | _               | 2.4          | _       | _               | 2.4                      | V    |
| Minimum differential eye opening at receiver serial input pins (6), (22), (27)                                               | _                                                                           | 85   | _                | _            | 85       | _               | _            | 85      | _               | _                        | mV   |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/                                                               | Conditions                                   | Trai | nsceive<br>Grade | r Speed<br>e 1                | Trar | sceive<br>Grade | r Speed<br>2                  | Tran | sceive<br>Grade | er Speed<br>e 3               | Unit |
|-----------------------------------------------------------------------|----------------------------------------------|------|------------------|-------------------------------|------|-----------------|-------------------------------|------|-----------------|-------------------------------|------|
| Description                                                           |                                              | Min  | Тур              | Max                           | Min  | Тур             | Max                           | Min  | Тур             | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | ı    | ı                | 500                           | _    | ı               | 500                           | _    | _               | 500                           | ps   |
| CMU PLL                                                               |                                              |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range                                               | _                                            | 600  | _                | 12500                         | 600  | _               | 12500                         | 600  | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _                                            | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)                                            | _                                            | _    | _                | 10                            | _    | _               | 10                            | _    | _               | 10                            | μs   |
| ATX PLL                                                               | •                                            |      |                  |                               |      |                 |                               |      |                 |                               |      |
|                                                                       | VCO<br>post-divider<br>L=2                   | 8000 |                  | 14100                         | 8000 |                 | 12500                         | 8000 | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| Currented Date                                                        | L=4                                          | 4000 | _                | 7050                          | 4000 | _               | 6600                          | 4000 |                 | 6600                          | Mbps |
| Supported Data<br>Rate Range                                          | L=8                                          | 2000 | _                | 3525                          | 2000 | _               | 3300                          | 2000 | _               | 3300                          | Mbps |
| S                                                                     | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 | _               | 1762.5                        | 1000 | _               | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _                                            | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)                                            |                                              |      |                  | 10                            | _    |                 | 10                            | _    |                 | 10                            | μs   |
| fPLL                                                                  |                                              |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range                                               | _                                            | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       |                                              | 1    | _                |                               | 1    | _               | _                             | 1    |                 |                               | μs   |

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode <sup>(2)</sup> | Transceiver | PMA Width                                | 64   | 40    | 40     | 40      | 32       | 32    |
|---------------------|-------------|------------------------------------------|------|-------|--------|---------|----------|-------|
| Widue (2)           | Speed Grade | PCS Width                                | 64   | 66/67 | 50     | 40      | 64/66/67 | 32    |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 14.1 | 14.1  | 10.69  | 14.1    | 13.6     | 13.6  |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.5 | 12.5  | 10.69  | 12.5    | 12.5     | 12.5  |
|                     | ۷           | C3, I3, I3L<br>core speed grade          | 12.5 | 12.5  | 10.69  | 12.5    | 10.88    | 10.88 |
| FIFO or<br>Register |             | C1, C2, C2L, I2, I2L<br>core speed grade |      |       |        |         |          |       |
|                     | 3           | C3, I3, I3L<br>core speed grade          |      |       | 8.5    | Gbps    |          |       |
|                     | 3           | C4, I4<br>core speed grade               |      |       |        |         |          |       |
|                     |             | I3YY<br>core speed grade                 |      |       | 10.312 | 25 Gbps |          |       |

### Notes to Table 26:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)  $^{(1)}$ 

| Symbol/                                                   | Conditions                       |     | Transceiver<br>Speed Grade |        |             | Transceive<br>peed Grade |        | Unit  |
|-----------------------------------------------------------|----------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description                                               |                                  | Min | Тур                        | Max    | Min         | Тур                      | Max    |       |
| Differential on-chip termination resistors (7)            | GT channels                      | _   | 100                        | _      | _           | 100                      | _      | Ω     |
|                                                           | 85-Ω setting                     | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%              | _      | Ω     |
| Differential on-chip termination resistors                | 100-Ω<br>setting                 | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%             | _      | Ω     |
| for GX channels (19)                                      | 120-Ω<br>setting                 | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%             | _      | Ω     |
|                                                           | 150-Ω<br>setting                 | _   | 150<br>± 30%               | _      | _           | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                             | GT channels                      | _   | 650                        | _      | _           | 650                      | _      | mV    |
|                                                           | VCCR_GXB =<br>0.85 V or<br>0.9 V | _   | 600                        | _      | _           | 600                      | _      | mV    |
| VICM (AC and DC coupled) for GX Channels                  | VCCR_GXB = 1.0 V full bandwidth  | _   | 700                        | _      | _           | 700                      | _      | mV    |
|                                                           | VCCR_GXB = 1.0 V half bandwidth  | _   | 750                        | _      | _           | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                           | _                                | _   | _                          | 10     | _           | _                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                          | _                                | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTD_manual</sub> (11)                              |                                  | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> (12)                          |                                  | 15  | _                          | _      | 15          | _                        | _      | μs    |
| Run Length                                                | GT channels                      | _   | _                          | 72     | _           | _                        | 72     | CID   |
| nuii Leiigiii                                             | GX channels                      |     |                            |        | (8)         |                          |        |       |
| CDR PPM                                                   | GT channels                      | _   | _                          | 1000   | _           | _                        | 1000   | ± PPM |
| ODITITIVI                                                 | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable                                              | GT channels                      | _   | _                          | 14     | _           | _                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                  | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable                                              | GT channels                      | _   | _                          | 7.5    | _           | _                        | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                    | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup> | GT channels                      |     | 100                        | _      | _           | 100                      | _      | Ω     |
| Transmitter                                               | · '                              |     | •                          |        |             | •                        | •      |       |
| Supported I/O<br>Standards                                | _                                |     |                            | 1.4-V  | and 1.5-V F | PCML                     |        |       |
| Data rate<br>(Standard PCS)                               | GX channels                      | 600 | _                          | 8500   | 600         | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                    | GX channels                      | 600 | _                          | 12,500 | 600         |                          | 12,500 | Mbps  |

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/<br>Description     | Conditions | Transceiver<br>Speed Grade 2 |     |     | Transceiver<br>Speed Grade 3 |     |     | Unit |
|----------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|
| Description                |            | Min                          | Тур | Max | Min                          | Тур | Max |      |
| t <sub>pll_lock</sub> (14) | _          | _                            | _   | 10  | _                            | _   | 10  | μs   |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>LTB</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (17) For ES devices, RREF is 2000  $\Omega$  ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

# **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range ( $-40^{\circ}$  to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol                          | Parameter                                                                                                | Min | Тур | Max                | Unit |
|---------------------------------|----------------------------------------------------------------------------------------------------------|-----|-----|--------------------|------|
|                                 | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)                                            | 5   | _   | 800 (1)            | MHz  |
| f <sub>IN</sub>                 | Input clock frequency (C3, I3, I3L, and I3YY speed grades)                                               | 5   | _   | 800 (1)            | MHz  |
|                                 | Input clock frequency (C4, I4 speed grades)                                                              | 5   | _   | 650 <sup>(1)</sup> | MHz  |
| f <sub>INPFD</sub>              | Input frequency to the PFD                                                                               | 5   | _   | 325                | MHz  |
| FINPFD                          | Fractional Input clock frequency to the PFD                                                              | 50  | _   | 160                | MHz  |
|                                 | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)                                              | 600 | _   | 1600               | MHz  |
| f <sub>vco</sub> <sup>(9)</sup> | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)                                                 | 600 | _   | 1600               | MHz  |
|                                 | PLL VCO operating range (C4, I4 speed grades)                                                            | 600 | _   | 1300               | MHz  |
| EINDUTY                         | Input clock or external feedback clock input duty cycle                                                  | 40  | _   | 60                 | %    |
|                                 | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | _   | _   | 717 (2)            | MHz  |
| f <sub>OUT</sub>                | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | _   | _   | 650 <sup>(2)</sup> | MHz  |
|                                 | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | _   | _   | 580 <sup>(2)</sup> | MHz  |
|                                 | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | _   | _   | 800 (2)            | MHz  |
| f <sub>OUT_EXT</sub>            | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | _   | _   | 667 (2)            | MHz  |
|                                 | Output frequency for an external clock output (C4, I4 speed grades)                                      | _   | _   | 553 <sup>(2)</sup> | MHz  |
| t <sub>оитриту</sub>            | Duty cycle for a dedicated external clock output (when set to <b>50%</b> )                               | 45  | 50  | 55                 | %    |
| FCOMP                           | External feedback clock compensation time                                                                | _   | _   | 10                 | ns   |
| f <sub>DYCONFIGCLK</sub>        | Dynamic Configuration Clock used for mgmt_clk and scanclk                                                | _   | _   | 100                | MHz  |
| Lock                            | Time required to lock from the end-of-device configuration or deassertion of areset                      | _   | _   | 1                  | ms   |
| DLOCK                           | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _   | _   | 1                  | ms   |
|                                 | PLL closed-loop low bandwidth                                                                            |     | 0.3 |                    | MHz  |
| :<br>CLBW                       | PLL closed-loop medium bandwidth                                                                         |     | 1.5 |                    | MHz  |
|                                 | PLL closed-loop high bandwidth (7)                                                                       | _   | 4   | _                  | MHz  |
| PLL_PSERR                       | Accuracy of PLL phase shift                                                                              |     | _   | ±50                | ps   |
| ARESET                          | Minimum pulse width on the areset signal                                                                 | 10  | _   | _                  | ns   |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Combal                                                                                                                | Conditions                                                                 |     | C1  |      | C2, | C2L, I | 2, I2L | C3, | I3, I3I | ., I3YY | C4,I4 |     | 4    | Unit |
|-----------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------|-----|-----|------|-----|--------|--------|-----|---------|---------|-------|-----|------|------|
| Symbol                                                                                                                | Conditions                                                                 | Min | Тур | Max  | Min | Тур    | Max    | Min | Тур     | Max     | Min   | Тур | Max  | Unit |
| Transmitter                                                                                                           | ransmitter                                                                 |     |     |      |     |        |        |     |         |         |       |     |      |      |
|                                                                                                                       | SERDES factor J<br>= 3 to 10 (9), (11),<br>(12), (13), (14), (15),<br>(16) | (6) | _   | 1600 | (6) | _      | 1434   | (6) | _       | 1250    | (6)   | _   | 1050 | Mbps |
| True<br>Differential<br>I/O Standards                                                                                 | SERDES factor J ≥ 4  LVDS TX with DPA (12), (14), (15), (16)               | (6) | _   | 1600 | (6) | _      | 1600   | (6) | _       | 1600    | (6)   |     | 1250 | Mbps |
| - f <sub>HSDR</sub> (data<br>rate)                                                                                    | SERDES factor J<br>= 2,<br>uses DDR<br>Registers                           | (6) | _   | (7)  | (6) | _      | (7)    | (6) | _       | (7)     | (6)   | _   | (7)  | Mbps |
|                                                                                                                       | SERDES factor J<br>= 1,<br>uses SDR<br>Register                            | (6) | _   | (7)  | (6) | _      | (7)    | (6) | _       | (7)     | (6)   | _   | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) (10) | SERDES factor J<br>= 4 to 10 (17)                                          | (6) | _   | 1100 | (6) | _      | 1100   | (6) | _       | 840     | (6)   |     | 840  | Mbps |
| t <sub>x Jitter</sub> - True<br>Differential                                                                          | Total Jitter for<br>Data Rate<br>600 Mbps -<br>1.25 Gbps                   | _   | _   | 160  | _   | _      | 160    | _   | _       | 160     | _     | _   | 160  | ps   |
| I/O Standards                                                                                                         | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.1  | _   | _      | 0.1    | _   | _       | 0.1     | _     | _   | 0.1  | UI   |
| t <sub>x Jitter</sub> -<br>Emulated<br>Differential<br>I/O Standards                                                  | Total Jitter for<br>Data Rate<br>600 Mbps - 1.25<br>Gbps                   | _   | _   | 300  | _   | _      | 300    | _   | _       | 300     | _     | _   | 325  | ps   |
| with Three<br>External<br>Output<br>Resistor<br>Network                                                               | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.2  | _   | _      | 0.2    | _   | _       | 0.2     | _     | _   | 0.25 | UI   |

Configuration Specification Page 55

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

|         | Member | Active Serial <sup>(1)</sup> |            |                        | Fast Passive Parallel (2) |            |                        |  |
|---------|--------|------------------------------|------------|------------------------|---------------------------|------------|------------------------|--|
| Variant | Code   | Width                        | DCLK (MHz) | Min Config<br>Time (s) | Width                     | DCLK (MHz) | Min Config<br>Time (s) |  |
|         | D3     | 4                            | 100        | 0.344                  | 32                        | 100        | 0.043                  |  |
|         | D4     | 4                            | 100        | 0.534                  | 32                        | 100        | 0.067                  |  |
| GS      |        | 4                            | 100        | 0.344                  | 32                        | 100        | 0.043                  |  |
| us<br>  | D5     | 4                            | 100        | 0.534                  | 32                        | 100        | 0.067                  |  |
|         | D6     | 4                            | 100        | 0.741                  | 32                        | 100        | 0.093                  |  |
|         | D8     | 4                            | 100        | 0.741                  | 32                        | 100        | 0.093                  |  |
| E       | E9     | 4                            | 100        | 0.857                  | 32                        | 100        | 0.107                  |  |
|         | EB     | 4                            | 100        | 0.857                  | 32                        | 100        | 0.107                  |  |

### Notes to Table 48:

## **Fast Passive Parallel Configuration Timing**

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

### DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[] ratio for each combination.

Table 49. DCLK-to-DATA[] Ratio (1) (Part 1 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×8                  | Disabled      | Enabled         | 1                       |
| FFF ×0                  | Enabled       | Disabled        | 2                       |
|                         | Enabled       | Enabled         | 2                       |
| FPP ×16                 | Disabled      | Disabled        | 1                       |
|                         | Disabled      | Enabled         | 2                       |
|                         | Enabled       | Disabled        | 4                       |
|                         | Enabled       | Enabled         | 4                       |

<sup>(1)</sup> DCLK frequency of 100 MHz using external CLKUSR.

<sup>(2)</sup> Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×32                 | Disabled      | Enabled         | 4                       |
|                         | Enabled       | Disabled        | 8                       |
|                         | Enabled       | Enabled         | 8                       |

#### Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



### Notes to Figure 11:


- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V<sub>CCPGM</sub> must be high enough to meet the V<sub>IH</sub> specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V<sub>CCPGM</sub>.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP  $\times 8$ , use DATA [7..0]. If you use FPP  $\times 16$ , use DATA [15..0].

Configuration Specification Page 57

### FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1), (2)



### Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA[] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the <code>INIT\_DONE</code> pin is configured into the device, the <code>INIT\_DONE</code> goes low.

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol                 | Parameter                                         | Minimum                                                    | Maximum              | Units |
|------------------------|---------------------------------------------------|------------------------------------------------------------|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _                                                          | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _                                                          | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2                                                          | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268                                                        | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _                                                          | 1,506 <sup>(3)</sup> | μS    |
| t <sub>CF2CK</sub> (6) | nCONFIG high to first rising edge on DCLK         | 1,506                                                      | _                    | μS    |
| t <sub>ST2CK</sub> (6) | nSTATUS high to first rising edge of DCLK         | 2                                                          | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5                                                        | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0                                                          | _                    | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>                                         | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _                                                          | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _                                                          | 100                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (4)                   | 175                                                        | 437                  | μS    |
| +                      | GOVER DOVER high to GUVERN anabled                | 4 × maximum                                                |                      |       |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | DCLK period                                                | _                    |       |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | _                    | _     |

#### Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

### FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Configuration Specification Page 61

# **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |

#### Notes to Table 52:

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



### Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS\_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or  ${\tt CLKUSR}$  pin.
- (3) After the option bit to enable the  $INIT_DONE$  pin is configured into the device, the  $INIT_DONE$  goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 1 of 2)

| Symbol          | Parameter                                   | Minimum | Maximum | Units |
|-----------------|---------------------------------------------|---------|---------|-------|
| t <sub>CO</sub> | DCLK falling edge to AS_DATAO/ASDO output   | _       | 2       | ns    |
| t <sub>SU</sub> | Data setup time before falling edge on DCLK | 1.5     | _       | ns    |
| t <sub>H</sub>  | Data hold time after falling edge on DCLK   | 0       | _       | ns    |

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

| Date            | Version | Changes                                                                                                                                                                                                           |
|-----------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                 |         | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60                                                                                                                             |
| May 2013        | 2.7     | ■ Added Table 24, Table 48                                                                                                                                                                                        |
|                 |         | ■ Updated Figure 9, Figure 10, Figure 11, Figure 12                                                                                                                                                               |
| February 2013   | 2.6     | ■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46                                                                                                                  |
|                 |         | ■ Updated "Maximum Allowed Overshoot and Undershoot Voltage"                                                                                                                                                      |
|                 |         | ■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35                                                                                                |
|                 |         | ■ Added Table 33                                                                                                                                                                                                  |
|                 |         | ■ Added "Fast Passive Parallel Configuration Timing"                                                                                                                                                              |
| D               | 0.5     | ■ Added "Active Serial Configuration Timing"                                                                                                                                                                      |
| December 2012   | 2.5     | ■ Added "Passive Serial Configuration Timing"                                                                                                                                                                     |
|                 |         | ■ Added "Remote System Upgrades"                                                                                                                                                                                  |
|                 |         | ■ Added "User Watchdog Internal Circuitry Timing Specification"                                                                                                                                                   |
|                 |         | ■ Added "Initialization"                                                                                                                                                                                          |
|                 |         | ■ Added "Raw Binary File Size"                                                                                                                                                                                    |
|                 | 2.4     | ■ Added Figure 1, Figure 2, and Figure 3.                                                                                                                                                                         |
| June 2012       |         | ■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |
|                 |         | <ul><li>Various edits throughout to fix bugs.</li></ul>                                                                                                                                                           |
|                 |         | ■ Changed title of document to Stratix V Device Datasheet.                                                                                                                                                        |
|                 |         | ■ Removed document from the Stratix V handbook and made it a separate document.                                                                                                                                   |
| February 2012   | 2.3     | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.                                                                                                                                                     |
| December 2011   | 2.2     | ■ Added Table 2–31.                                                                                                                                                                                               |
| December 2011   | 2.2     | ■ Updated Table 2–28 and Table 2–34.                                                                                                                                                                              |
| Navarah ay 0044 | 0.4     | ■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.                                                                                                               |
| November 2011   | 2.1     | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.                                                                                                                                                     |
|                 |         | ■ Various edits throughout to fix SPRs.                                                                                                                                                                           |
|                 |         | ■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.                                                                                                                  |
| May 2011        | 2.0     | ■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.                                                                                                                               |
|                 |         | ■ Chapter moved to Volume 1.                                                                                                                                                                                      |
|                 |         | ■ Minor text edits.                                                                                                                                                                                               |
|                 |         | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.                                                                                                                                                       |
| December 2010   | 1.1     | Converted chapter to the new template.                                                                                                                                                                            |
|                 |         | ■ Minor text edits.                                                                                                                                                                                               |
| July 2010       | 1.0     | Initial release.                                                                                                                                                                                                  |

Page 72 Document Revision History