



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details


|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 234720  |
| Number of Logic Elements/Cells | 622000  |
| Total RAM Bits                 | 51200000  |
| Number of I/O                  | 432   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1152-BBGA, FCBGA  |
| Supplier Device Package        | 1152-FBGA (35x35)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxma7k3f35c3n">https://www.e-xfl.com/product-detail/intel/5sgxma7k3f35c3n</a> |

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions**

| Symbol     | Description      | Condition (V) | Overshoot Duration as %<br>@ $T_J = 100^{\circ}\text{C}$ | Unit |
|------------|------------------|---------------|--|------|
| $V_i$ (AC) | AC input voltage | 3.8           | 100  | %    |
|            |                  | 3.85          | 64   | %    |
|            |                  | 3.9           | 36   | %    |
|            |                  | 3.95          | 21   | %    |
|            |                  | 4             | 12   | %    |
|            |                  | 4.05          | 7  | %    |
|            |                  | 4.1           | 4  | %    |
|            |                  | 4.15          | 2  | %    |
|            |                  | 4.2           | 1  | %    |

**Figure 1. Stratix V Device Overshoot Duration**



### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

**Table 9. I/O Pin Leakage Current for Stratix V Devices <sup>(1)</sup>**

| Symbol   | Description        | Conditions                                 | Min | Typ | Max | Unit          |
|----------|--------------------|--|-----|-----|-----|---------------|
| $I_I$    | Input pin          | $V_I = 0 \text{ V to } V_{CCIO\text{MAX}}$ | -30 | —   | 30  | $\mu\text{A}$ |
| $I_{OZ}$ | Tri-stated I/O pin | $V_O = 0 \text{ V to } V_{CCIO\text{MAX}}$ | -30 | —   | 30  | $\mu\text{A}$ |

**Note to Table 9:**

(1) If  $V_O = V_{CCIO}$  to  $V_{CCIO\text{MAX}}$ , 100  $\mu\text{A}$  of leakage current per I/O is expected.

### Bus Hold Specifications

Table 10 lists the Stratix V device family bus hold specifications.

**Table 10. Bus Hold Parameters for Stratix V Devices**

| Parameter               | Symbol            | Conditions                                     | V <sub>CCIO</sub> |      |       |      |       |      |       |      |       |      | Unit |
|-------------------------|-------------------|--|-------------------|------|-------|------|-------|------|-------|------|-------|------|------|
|                         |                   |  | 1.2 V             |      | 1.5 V |      | 1.8 V |      | 2.5 V |      | 3.0 V |      |      |
|                         |                   |  | Min               | Max  | Min   | Max  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Low sustaining current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5              | —    | 25.0  | —    | 30.0  | —    | 50.0  | —    | 70.0  | —    | μA   |
| High sustaining current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | −22.5             | —    | −25.0 | —    | −30.0 | —    | −50.0 | —    | −70.0 | —    | μA   |
| Low overdrive current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | —                 | 120  | —     | 160  | —     | 200  | —     | 300  | —     | 500  | μA   |
| High overdrive current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | —                 | −120 | —     | −160 | —     | −200 | —     | −300 | —     | −500 | μA   |
| Bus-hold trip point     | V <sub>TRIP</sub> | —  | 0.45              | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

### On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

**Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices <sup>(1)</sup> (Part 1 of 2)**

| Symbol             | Description   | Conditions  | Calibration Accuracy |          |                |          | Unit |
|--------------------|---|---|----------------------|----------|----------------|----------|------|
|                    |   |   | C1                   | C2,I2    | C3,I3,<br>I3YY | C4,I4    |      |
| 25- $\Omega$ $R_S$ | Internal series termination with calibration (25- $\Omega$ setting) | $V_{\text{CCIO}} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$ | $\pm 15$             | $\pm 15$ | $\pm 15$       | $\pm 15$ | %    |

**Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)**

| Symbol               | Description  | Conditions                        | Resistance Tolerance |        |              |        | Unit |
|----------------------|--|-----------------------------------|----------------------|--------|--------------|--------|------|
|                      |  |                                   | C1                   | C2, I2 | C3, I3, I3YY | C4, I4 |      |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50-Ω setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30    | ±40          | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50-Ω setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35    | ±50          | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)              | V <sub>CCPD</sub> = 2.5 V         | ±25                  | ±25    | ±25          | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

**Equation 1. OCT Variation Without Recalibration for Stratix V Devices <sup>(1), (2), (3), (4), (5), (6)</sup>**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1:**

- (1) The R<sub>OCT</sub> value shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V<sub>CCIO</sub> at power-up.
- (5) dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- (6) dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

**Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) <sup>(1)</sup>**

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit   |
|--------|--|-----------------------|---------|--------|
| dR/dV  | OCT variation with voltage without recalibration | 3.0                   | 0.0297  | % / mV |
|        |  | 2.5                   | 0.0344  |        |
|        |  | 1.8                   | 0.0499  |        |
|        |  | 1.5                   | 0.0744  |        |
|        |  | 1.2                   | 0.1241  |        |

## Internal Weak Pull-Up Resistor

Table 16 lists the weak pull-up resistor values for Stratix V devices.

**Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices <sup>(1), (2)</sup>**

| Symbol          | Description   | V <sub>CCIO</sub> Conditions (V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|---|---|----------------------|------|
| R <sub>PU</sub> | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option. | 3.0 ±5%   | 25                   | kΩ   |
|                 |   | 2.5 ±5%   | 25                   | kΩ   |
|                 |   | 1.8 ±5%   | 25                   | kΩ   |
|                 |   | 1.5 ±5%   | 25                   | kΩ   |
|                 |   | 1.35 ±5%  | 25                   | kΩ   |
|                 |   | 1.25 ±5%  | 25                   | kΩ   |
|                 |   | 1.2 ±5%   | 25                   | kΩ   |

### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to “Glossary” on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

**Table 17. Single-Ended I/O Standards for Stratix V Devices**

| I/O Standard | V <sub>CCIO</sub> (V) |     |       | V <sub>IL</sub> (V) |                             | V <sub>IH</sub> (V)         |                         | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | I <sub>OL</sub> (mA) | I <sub>OH</sub> (mA) |
|--------------|-----------------------|-----|-------|---------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------|----------------------|
|              | Min                   | Typ | Max   | Min                 | Max                         | Min                         | Max                     | Max                         | Min                         |                      |                      |
| LVTTTL       | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2                    | −2                   |
| LVC MOS      | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.2                         | V <sub>CCIO</sub> − 0.2     | 0.1                  | −0.1                 |
| 2.5 V        | 2.375                 | 2.5 | 2.625 | −0.3                | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1                    | −1                   |
| 1.8 V        | 1.71                  | 1.8 | 1.89  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.45                        | V <sub>CCIO</sub> − 0.45    | 2                    | −2                   |
| 1.5 V        | 1.425                 | 1.5 | 1.575 | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |
| 1.2 V        | 1.14                  | 1.2 | 1.26  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |      | $V_{DIF(DC)}$ (V) |                  | $V_{X(AC)}$ (V)         |                  |                         | $V_{CM(DC)}$ (V) |                  |                  | $V_{DIF(AC)}$ (V) |                   |
|---------------------|----------------|-----|------|-------------------|------------------|-------------------------|------------------|-------------------------|------------------|------------------|------------------|-------------------|-------------------|
|                     | Min            | Typ | Max  | Min               | Max              | Min                     | Typ              | Max                     | Min              | Typ              | Max              | Min               | Max               |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26 | 0.16              | $V_{CCIO} + 0.3$ | —                       | $0.5^* V_{CCIO}$ | —                       | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.3               | $V_{CCIO} + 0.48$ |
| HSUL-12             | 1.14           | 1.2 | 1.3  | 0.26              | 0.26             | $0.5^* V_{CCIO} - 0.12$ | $0.5^* V_{CCIO}$ | $0.5^* V_{CCIO} + 0.12$ | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.44              | 0.44              |

**Table 22. Differential I/O Standard Specifications for Stratix V Devices <sup>(7)</sup>**

| I/O Standard                   | $V_{CCIO}$ (V) <sup>(10)</sup>   |     |       | $V_{ID}$ (mV) <sup>(8)</sup> |                   |     | $V_{ICM(DC)}$ (V) |                         |       | $V_{OD}$ (V) <sup>(6)</sup> |     |     | $V_{OCM}$ (V) <sup>(6)</sup> |      |       |
|--------------------------------|--|-----|-------|------------------------------|-------------------|-----|-------------------|-------------------------|-------|-----------------------------|-----|-----|------------------------------|------|-------|
|                                | Min  | Typ | Max   | Min                          | Condition         | Max | Min               | Condition               | Max   | Min                         | Typ | Max | Min                          | Typ  | Max   |
| PCML                           | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |     |       |                              |                   |     |                   |                         |       |                             |     |     |                              |      |       |
| 2.5 V LVDS <sup>(1)</sup>      | 2.375  | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.05              | $D_{MAX} \leq 700$ Mbps | 1.8   | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
|                                |  |     |       |                              |                   | —   | 1.05              | $D_{MAX} > 700$ Mbps    | 1.55  | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
| BLVDS <sup>(5)</sup>           | 2.375  | 2.5 | 2.625 | 100                          | —                 | —   | —                 | —                       | —     | —                           | —   | —   | —                            | —    | —     |
| RSDS (HIO) <sup>(2)</sup>      | 2.375  | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.3               | —                       | 1.4   | 0.1                         | 0.2 | 0.6 | 0.5                          | 1.2  | 1.4   |
| Mini-LVDS (HIO) <sup>(3)</sup> | 2.375  | 2.5 | 2.625 | 200                          | —                 | 600 | 0.4               | —                       | 1.325 | 0.25                        | —   | 0.6 | 1                            | 1.2  | 1.4   |
| LVPECL <sup>(4), (9)</sup>     | —  | —   | —     | 300                          | —                 | —   | 0.6               | $D_{MAX} \leq 700$ Mbps | 1.8   | —                           | —   | —   | —                            | —    | —     |
|                                | —  | —   | —     | 300                          | —                 | —   | 1                 | $D_{MAX} > 700$ Mbps    | 1.6   | —                           | —   | —   | —                            | —    | —     |

**Notes to Table 22:**

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \leq RL \leq 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum  $V_{ID}$  value is applicable over the entire common mode range,  $V_{CM}$ .
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

## Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus® II PowerPlay Power Analyzer feature.

Table 24 shows the maximum transmitter data rate for the clock network.

**Table 24. Clock Network Maximum Data Rate Transmitter Specifications <sup>(1)</sup>**

| Clock Network                  | ATX PLL                |                    |                                       | CMU PLL <sup>(2)</sup> |                    |                                       | fPLL                   |                    |                                       |
|--------------------------------|------------------------|--------------------|---------------------------------------|------------------------|--------------------|---------------------------------------|------------------------|--------------------|---------------------------------------|
|                                | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span                          | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span                          | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span                          |
| x1 <sup>(3)</sup>              | 14.1                   | —                  | 6                                     | 12.5                   | —                  | 6                                     | 3.125                  | —                  | 3                                     |
| x6 <sup>(3)</sup>              | —                      | 14.1               | 6                                     | —                      | 12.5               | 6                                     | —                      | 3.125              | 6                                     |
| x6 PLL Feedback <sup>(4)</sup> | —                      | 14.1               | Side-wide                             | —                      | 12.5               | Side-wide                             | —                      | —                  | —                                     |
| xN (PCIe)                      | —                      | 8.0                | 8                                     | —                      | 5.0                | 8                                     | —                      | —                  | —                                     |
| xN (Native PHY IP)             | 8.0                    | 8.0                | Up to 13 channels above and below PLL | 7.99                   | 7.99               | Up to 13 channels above and below PLL | 3.125                  | 3.125              | Up to 13 channels above and below PLL |
|                                | —                      | 8.01 to 9.8304     | Up to 7 channels above and below PLL  |                        |                    |                                       |                        |                    |                                       |

**Notes to Table 24:**

- (1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.
- (2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.
- (3) Channel span is within a transceiver bank.
- (4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Table 25 shows the approximate maximum data rate using the standard PCS.

**Table 25. Stratix V Standard PCS Approximate Maximum Date Rate <sup>(1)</sup>, <sup>(3)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |
|---------------------|-------------------------|---------------------------------------|---------|---------|---------|---------|-----|-----|------|------|
|                     |                         | PCS/Core Width                        | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |
| FIFO                | 1                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     |                         | C3, I3, I3L core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |
|                     |                         | I3YY core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |                         | C3, I3, I3L core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |                         | C4, I4 core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |
| Register            | 1                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     |                         | C3, I3, I3L core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
|                     |                         | I3YY core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |                         | C3, I3, I3L core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |                         | C4, I4 core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |

**Notes to Table 25:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.
- (3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.



Table 27 shows the  $V_{OD}$  settings for the GX channel.

**Table 27. Typical  $V_{OD}$  Setting for GX Channel, TX Termination = 100  $\Omega$  <sup>(2)</sup>**

| Symbol  | $V_{OD}$ Setting | $V_{OD}$ Value (mV) | $V_{OD}$ Setting | $V_{OD}$ Value (mV) |
|---|------------------|---------------------|------------------|---------------------|
| <b><math>V_{OD}</math> differential peak to peak typical <sup>(3)</sup></b> | 0 <sup>(1)</sup> | 0                   | 32               | 640                 |
|   | 1 <sup>(1)</sup> | 20                  | 33               | 660                 |
|   | 2 <sup>(1)</sup> | 40                  | 34               | 680                 |
|   | 3 <sup>(1)</sup> | 60                  | 35               | 700                 |
|   | 4 <sup>(1)</sup> | 80                  | 36               | 720                 |
|   | 5 <sup>(1)</sup> | 100                 | 37               | 740                 |
|   | 6                | 120                 | 38               | 760                 |
|   | 7                | 140                 | 39               | 780                 |
|   | 8                | 160                 | 40               | 800                 |
|   | 9                | 180                 | 41               | 820                 |
|   | 10               | 200                 | 42               | 840                 |
|   | 11               | 220                 | 43               | 860                 |
|   | 12               | 240                 | 44               | 880                 |
|   | 13               | 260                 | 45               | 900                 |
|   | 14               | 280                 | 46               | 920                 |
|   | 15               | 300                 | 47               | 940                 |
|   | 16               | 320                 | 48               | 960                 |
|   | 17               | 340                 | 49               | 980                 |
|   | 18               | 360                 | 50               | 1000                |
|   | 19               | 380                 | 51               | 1020                |
|   | 20               | 400                 | 52               | 1040                |
|   | 21               | 420                 | 53               | 1060                |
|   | 22               | 440                 | 54               | 1080                |
|   | 23               | 460                 | 55               | 1100                |
|   | 24               | 480                 | 56               | 1120                |
|   | 25               | 500                 | 57               | 1140                |
|   | 26               | 520                 | 58               | 1160                |
|   | 27               | 540                 | 59               | 1180                |
|   | 28               | 560                 | 60               | 1200                |
|   | 29               | 580                 | 61               | 1220                |
|   | 30               | 600                 | 62               | 1240                |
|   | 31               | 620                 | 63               | 1260                |

**Note to Table 27:**

- (1) If TX termination resistance = 100 $\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup>**

| Symbol/<br>Description          | Conditions | Transceiver<br>Speed Grade 2 |     |     | Transceiver<br>Speed Grade 3 |     |     | Unit |
|---------------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|
|                                 |            | Min                          | Typ | Max | Min                          | Typ | Max |      |
| $t_{pll\_lock}$ <sup>(14)</sup> | —          | —                            | —   | 10  | —                            | —   | 10  | μs   |

**Notes to Table 28:**

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9)  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10)  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedto\ data$  signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedto\ data$  signal goes high when the CDR is functioning in the manual mode.
- (12)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the  $rx\_is\_lockedto\ ref$  signal goes high when the CDR is functioning in the manual mode.
- (13)  $tp11\_powerdown$  is the PLL powerdown minimum pulse width.
- (14)  $tp11\_lock$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to  $4 \times (\text{absolute } V_{MAX} \text{ for receiver pin} - V_{ICM})$ .
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

### Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

**Table 30. Clock Tree Performance for Stratix V Devices <sup>(1)</sup>**

| Symbol                    | Performance              |                       |        | Unit |
|---------------------------|--------------------------|-----------------------|--------|------|
|                           | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 |      |
| Global and Regional Clock | 717                      | 650                   | 580    | MHz  |
| Periphery Clock           | 550                      | 500                   | 500    | MHz  |

**Note to Table 30:**

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

## PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (–40° to 100°C).

**Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)**

| Symbol                   | Parameter  | Min | Typ | Max                | Unit |
|--------------------------|--|-----|-----|--------------------|------|
| $f_{IN}$                 | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)  | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C3, I3, I3L, and I3YY speed grades)   | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C4, I4 speed grades)  | 5   | —   | 650 <sup>(1)</sup> | MHz  |
| $f_{INPFD}$              | Input frequency to the PFD   | 5   | —   | 325                | MHz  |
| $f_{FINPFD}$             | Fractional Input clock frequency to the PFD  | 50  | —   | 160                | MHz  |
| $f_{VCO}$ <sup>(9)</sup> | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)  | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)   | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C4, I4 speed grades)  | 600 | —   | 1300               | MHz  |
| $t_{EINDUTY}$            | Input clock or external feedback clock input duty cycle  | 40  | —   | 60                 | %    |
| $f_{OUT}$                | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | —   | —   | 717 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | —   | —   | 650 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | —   | —   | 580 <sup>(2)</sup> | MHz  |
| $f_{OUT\_EXT}$           | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | —   | —   | 800 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | —   | —   | 667 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C4, I4 speed grades)                                      | —   | —   | 553 <sup>(2)</sup> | MHz  |
| $t_{OUTDUTY}$            | Duty cycle for a dedicated external clock output (when set to 50%)                                       | 45  | 50  | 55                 | %    |
| $t_{FCOMP}$              | External feedback clock compensation time  | —   | —   | 10                 | ns   |
| $f_{DYCONFIGCLK}$        | Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>                      | —   | —   | 100                | MHz  |
| $t_{LOCK}$               | Time required to lock from the end-of-device configuration or deassertion of <code>areset</code>         | —   | —   | 1                  | ms   |
| $t_{DLOCK}$              | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | —   | —   | 1                  | ms   |
| $f_{CLBW}$               | PLL closed-loop low bandwidth  | —   | 0.3 | —                  | MHz  |
|                          | PLL closed-loop medium bandwidth   | —   | 1.5 | —                  | MHz  |
|                          | PLL closed-loop high bandwidth <sup>(7)</sup>  | —   | 4   | —                  | MHz  |
| $t_{PLL\_PSERR}$         | Accuracy of PLL phase shift  | —   | —   | ±50                | ps   |
| $t_{ARESET}$             | Minimum pulse width on the <code>areset</code> signal  | 10  | —   | —                  | ns   |

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Memory     | Mode   | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|------------|--|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|            |  | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| M20K Block | Single-port, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths | 0              | 1      | 525         | 525     | 455 | 400 | 525     | 455           | 400 | MHz  |
|            | Simple dual-port with ECC enabled, 512 × 32  | 0              | 1      | 450         | 450     | 400 | 350 | 450     | 400           | 350 | MHz  |
|            | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                      | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |
|            | True dual port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | ROM, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |

**Notes to Table 33:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.
- (3) The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

## Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification**

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate  | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|--|
| –40°C to 100°C    | ±8°C     | No                       | 1 MHz, 500 KHz | < 100 ms        | 8 bits     | 8 bits                                   |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.


**Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices**

| Description                              | Min   | Typ   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μA   |
| V <sub>bias</sub> , voltage across diode | 0.3   | —     | 0.9   | V    |
| Series resistance                        | —     | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | —    |

**Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq 1.25$  Gbps**

| Jitter Frequency (Hz) |            | Sinusoidal Jitter (UI) |
|-----------------------|------------|------------------------|
| F1                    | 10,000     | 25.000                 |
| F2                    | 17,565     | 25.000                 |
| F3                    | 1,493,000  | 0.350                  |
| F4                    | 50,000,000 | 0.350                  |

Figure 9 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $< 1.25$  Gbps.

**Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $< 1.25$  Gbps**

### DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

**Table 39. DLL Range Specifications for Stratix V Devices <sup>(1)</sup>**

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

**Note to Table 39:**

- (1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

**Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices <sup>(1), (2)</sup> (Part 1 of 2)**

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

**Table 49. DCLK-to-DATA[] Ratio <sup>(1)</sup> (Part 2 of 2)**

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
| FPP ×32              | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 4                    |
|                      | Enabled       | Disabled        | 8                    |
|                      | Enabled       | Enabled         | 8                    |


**Note to Table 49:**

- (1) Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

**Figure 11. Single Device FPP Configuration Using an External Host****Notes to Figure 11:**

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device.  $V_{CCPGM}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with  $V_{CCPGM}$ .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is 1.

**Table 50. FPP Timing Parameters for Stratix V Devices <sup>(1)</sup>**

| Symbol                            | Parameter   | Minimum  | Maximum              | Units |
|-----------------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —  | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —  | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2  | —                    | μs    |
| t <sub>STATUS</sub>               | nSTATUS low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μs    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —  | 1,506 <sup>(3)</sup> | μs    |
| t <sub>CF2CK</sub> <sup>(6)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506  | —                    | μs    |
| t <sub>ST2CK</sub> <sup>(6)</sup> | nSTATUS high to first rising edge of DCLK         | 2  | —                    | μs    |
| t <sub>DSU</sub>                  | DATA [] setup time before rising edge on DCLK     | 5.5  | —                    | ns    |
| t <sub>DH</sub>                   | DATA [] hold time after rising edge on DCLK       | 0  | —                    | ns    |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45 \times 1/f_{\text{MAX}}$                             | —                    | s     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45 \times 1/f_{\text{MAX}}$                             | —                    | s     |
| t <sub>CLK</sub>                  | DCLK period                                       | $1/f_{\text{MAX}}$   | —                    | s     |
| f <sub>MAX</sub>                  | DCLK frequency (FPP $\times 8/\times 16$ )        | —  | 125                  | MHz   |
|                                   | DCLK frequency (FPP $\times 32$ )                 | —  | 100                  | MHz   |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode <sup>(4)</sup>        | 175  | 437                  | μs    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                                    | —                    | —     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | —                    | —     |

**Notes to Table 50:**

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

### FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.



**Table 53. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**


| Symbol       | Parameter   | Minimum  | Maximum | Units |
|--------------|---|--|---------|-------|
| $t_{CD2UM}$  | CONF_DONE high to user mode <sup>(3)</sup>        | 175  | 437     | μs    |
| $t_{CD2CU}$  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                          | —       | —     |
| $t_{CD2UMC}$ | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ | —       | —     |

**Notes to Table 53:**

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (2)  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

**Figure 15. PS Configuration Timing Waveform <sup>(1)</sup>****Notes to Figure 15:**

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF\_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

**Table 54. PS Timing Parameters for Stratix V Devices**

| Symbol                     | Parameter   | Minimum   | Maximum              | Units   |
|----------------------------|---|---|----------------------|---------|
| $t_{CF2CD}$                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns      |
| $t_{CF2ST0}$               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns      |
| $t_{CFG}$                  | nCONFIG low pulse width                           | 2   | —                    | $\mu$ s |
| $t_{STATUS}$               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(1)</sup> | $\mu$ s |
| $t_{CF2ST1}$               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | $\mu$ s |
| $t_{CF2CK}$ <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | —                    | $\mu$ s |
| $t_{ST2CK}$ <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | $\mu$ s |
| $t_{DSU}$                  | DATA [] setup time before rising edge on DCLK     | 5.5   | —                    | ns      |
| $t_{DH}$                   | DATA [] hold time after rising edge on DCLK       | 0   | —                    | ns      |
| $t_{CH}$                   | DCLK high time                                    | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CL}$                   | DCLK low time                                     | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CLK}$                  | DCLK period                                       | $1/f_{MAX}$   | —                    | s       |
| $f_{MAX}$                  | DCLK frequency                                    | —   | 125                  | MHz     |
| $t_{CD2UM}$                | CONF_DONE high to user mode <sup>(3)</sup>        | 175   | 437                  | $\mu$ s |
| $t_{CD2CU}$                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period   | —                    | —       |
| $t_{CD2UMC}$               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ <sup>(4)</sup> | —                    | —       |

**Notes to Table 54:**

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the “Initialization” section.
- (5) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

## Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

**Table 55. Initialization Clock Source Option and the Maximum Frequency**

| Initialization Clock Source | Configuration Schemes      | Maximum Frequency | Minimum Number of Clock Cycles <sup>(1)</sup> |
|-----------------------------|----------------------------|-------------------|---|
| Internal Oscillator         | AS, PS, FPP                | 12.5 MHz          | 8576  |
| CLKUSR                      | AS, PS, FPP <sup>(2)</sup> | 125 MHz           |   |
| DCLK                        | PS, FPP                    | 125 MHz           |   |

**Notes to Table 55:**

- (1) The minimum number of clock cycles required for device initialization.
- (2) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Table 60. Glossary (Part 2 of 4)





| Letter                | Subject                    | Definitions  |
|-----------------------|----------------------------|--|
| G<br>H<br>I           | —                          | —  |
| J                     | JTAG Timing Specifications | <p>High-speed I/O block—Deserialization factor (width of parallel data bus).</p> <p>JTAG Timing Specifications:</p>    |
| K<br>L<br>M<br>N<br>O | —                          | —  |
| P                     | PLL Specifications         | <p><b>Diagram of PLL Specifications <sup>(1)</sup></b></p>  <p><b>Note:</b><br/>(1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p> |
| Q                     | —                          | —  |
| R                     | R <sub>L</sub>             | Receiver differential input discrete resistor (external to the Stratix V device).  |

Table 60. Glossary (Part 3 of 4)

| Letter | Subject                                      | Definitions  |
|--------|--|--|
| S      | SW (sampling window)                         | <p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:</p>    |
|        | Single-ended voltage referenced I/O standard | <p>The JEDEC standard for <b>SSTL</b> and <b>HSTL</b> I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:</p> <p><i>Single-Ended Voltage Referenced I/O Standard</i></p>  |
| T      | $t_c$  | High-speed receiver and transmitter input and output clock period.   |
|        | TCCS (channel-to-channel-skew)               | The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).  |
|        | $t_{DUTY}$                                   | <p>High-speed I/O block—Duty cycle on the high-speed transmitter output clock.</p> <p><b>Timing Unit Interval (TUI)</b></p> <p>The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = <math>1/(\text{receiver input clock frequency multiplication factor}) = t_c/w</math>)</p>  |
|        | $t_{FALL}$                                   | Signal high-to-low transition time (80-20%)  |
|        | $t_{INCCJ}$                                  | Cycle-to-cycle jitter tolerance on the PLL clock input.  |
|        | $t_{OUTPJ\_IO}$                              | Period jitter on the general purpose I/O driven by a PLL.  |
|        | $t_{OUTPJ\_DC}$                              | Period jitter on the dedicated clock output driven by a PLL.   |
|        | $t_{RISE}$                                   | Signal low-to-high transition time (20-80%)  |
| U      | —  | —  |

**Table 60. Glossary (Part 4 of 4)**

| Letter   | Subject       | Definitions  |
|----------|---------------|--|
| <b>V</b> | $V_{CM(DC)}$  | DC common mode input voltage.  |
|          | $V_{ICM}$     | Input common mode voltage—The common mode of the differential signal at the receiver.  |
|          | $V_{ID}$      | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |
|          | $V_{DIF(AC)}$ | AC differential input voltage—Minimum AC input differential voltage required for switching.  |
|          | $V_{DIF(DC)}$ | DC differential input voltage— Minimum DC input differential voltage required for switching.   |
|          | $V_{IH}$      | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.  |
|          | $V_{IH(AC)}$  | High-level AC input voltage  |
|          | $V_{IH(DC)}$  | High-level DC input voltage  |
|          | $V_{IL}$      | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.  |
|          | $V_{IL(AC)}$  | Low-level AC input voltage   |
|          | $V_{IL(DC)}$  | Low-level DC input voltage   |
|          | $V_{OCM}$     | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
|          | $V_{OD}$      | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
|          | $V_{SWING}$   | Differential input voltage   |
|          | $V_X$         | Input differential cross point voltage   |
|          | $V_{OX}$      | Output differential cross point voltage  |
| <b>W</b> | W             | High-speed I/O block—clock boost factor  |
| <b>X</b> |               |  |
| <b>Y</b> | —             | —  |
| <b>Z</b> |               |  |