

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 234720   |
| Number of Logic Elements/Cells | 622000   |
| Total RAM Bits                 | 51200000   |
| Number of I/O                  | 600  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA   |
| Supplier Device Package        | 1517-FBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxma7n3f40c4n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 8 Electrical Characteristics

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

| Conditions   | Core Speed Grade                  | VCCR_GXB & VCCT_GXB (2) | VCCA_GXB | VCCH_GXB | Unit |
|--|-----------------------------------|-------------------------|----------|----------|------|
| If BOTH of the following conditions are true:                      |                                   | 4.05                    |          |          |      |
| ■ Data rate > 10.3 Gbps.   | All                               | 1.05                    |          |          |      |
| ■ DFE is used.   |                                   |                         |          |          |      |
| If ANY of the following conditions are true (1):                   |                                   |                         | 3.0      |          |      |
| ATX PLL is used.   |                                   |                         |          |          |      |
| ■ Data rate > 6.5Gbps.   | All                               | 1.0                     |          |          |      |
| ■ DFE (data rate ≤<br>10.3 Gbps), AEQ, or<br>EyeQ feature is used. |                                   |                         |          | 1.5      | V    |
| If ALL of the following  | C1, C2, I2, and I3YY              | 0.90                    | 2.5      |          |      |
| conditions are true:  ATX PLL is not used.                         |                                   |                         |          |          |      |
| ■ Data rate ≤ 6.5Gbps.   | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85                    | 2.5      |          |      |
| DFE, AEQ, and EyeQ are<br>not used.                                |                                   |                         |          |          |      |

### Notes to Table 8:

- (1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.
- (2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

### **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Electrical Characteristics Page 9

## I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

Table 9. I/O Pin Leakage Current for Stratix V Devices (1)

| Symbol          | Description        | Conditions                                 | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I <sub>I</sub>  | Input pin          | $V_I = 0 V to V_{CCIOMAX}$                 | -30 | _   | 30  | μA   |
| I <sub>OZ</sub> | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 |     | 30  | μΑ   |

### Note to Table 9:

(1) If  $V_0 = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu A$  of leakage current per I/O is expected.

### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|                               |                   |  |       |      |       |      | V     | CIO  |       |      |       |      |      |
|-------------------------------|-------------------|--|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter                     | Symbol            | Conditions                                     | 1.2   | 2 V  | 1.9   | 5 V  | 1.8   | B V  | 2.    | 5 V  | 3.0   | V    | Unit |
|                               |                   |  | Min   | Max  |      |
| Low<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5  | _    | 25.0  | _    | 30.0  | _    | 50.0  | _    | 70.0  | _    | μА   |
| High<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | -22.5 | _    | -25.0 | _    | -30.0 | _    | -50.0 |      | -70.0 |      | μА   |
| Low<br>overdrive<br>current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | 120  | _     | 160  | _     | 200  | _     | 300  | _     | 500  | μА   |
| High<br>overdrive<br>current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | -120 | _     | -160 | _     | -200 | _     | -300 | _     | -500 | μА   |
| Bus-hold<br>trip point        | $V_{TRIP}$        | _  | 0.45  | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

## **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 1 of 2)

|                     |   |  | <b>Calibration Accuracy</b> |       |                |       |      |  |
|---------------------|---|--|-----------------------------|-------|----------------|-------|------|--|
| Symbol              | Description   | Conditions                                       | <b>C</b> 1                  | C2,I2 | C3,I3,<br>I3YY | C4,I4 | Unit |  |
| 25-Ω R <sub>S</sub> | Internal series termination with calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                         | ±15   | ±15            | ±15   | %    |  |

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

|  |  |  |            | Calibratio | n Accuracy     |            |      |
|--|--|--|------------|------------|----------------|------------|------|
| Symbol   | Description  | Conditions                                       | C1         | C2,I2      | C3,I3,<br>I3YY | C4,I4      | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15        | ±15        | ±15            | ±15        | %    |
| $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)                  | V <sub>CCIO</sub> = 1.2 V                        | ±15        | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>  | Internal parallel termination with calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCIO</sub> = 1.2                          | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S\_left\_shift} \end{array}$   | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                               | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |

### Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

|                             |  |                                   | Re  | sistance | Tolerance       |        |      |
|-----------------------------|--|-----------------------------------|-----|----------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                        | C1  | C2,I2    | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0 and 2.5 V | ±30 | ±30      | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30 | ±30      | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35 | ±35      | ±50             | ±50    | %    |

<sup>(1)</sup> OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 13

## **Internal Weak Pull-Up Resistor**

Table 16 lists the weak pull-up resistor values for Stratix V devices.

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

| Symbol          | Description   | V <sub>CC10</sub> Conditions<br>(V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|---|--|----------------------|------|
|                 |   | 3.0 ±5%  | 25                   | kΩ   |
|                 |   | 2.5 ±5%  | 25                   | kΩ   |
|                 | Value of the I/O pin pull-up resistor before                                  | 1.8 ±5%  | 25                   | kΩ   |
| R <sub>PU</sub> | and during configuration, as well as user mode if you enable the programmable | 1.5 ±5%  | 25                   | kΩ   |
|                 | pull-up resistor option.  | 1.35 ±5%   | 25                   | kΩ   |
|                 |   | 1.25 ±5%   | 25                   | kΩ   |
|                 |   | 1.2 ±5%  | 25                   | kΩ   |

#### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{\text{CCIO}}$ .
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

Table 17. Single-Ended I/O Standards for Stratix V Devices

| I/O      |       | V <sub>CCIO</sub> (V) |       | VII  | _(V)                        | V <sub>IH</sub>             | (V)                     | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | I <sub>OL</sub> | I <sub>OH</sub> |
|----------|-------|-----------------------|-------|------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| Standard | Min   | Тур                   | Max   | Min  | Max                         | Min                         | Max                     | Max                         | Min                         | (mĀ)            | (mA)            |
| LVTTL    | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2               | -2              |
| LVCMOS   | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.2                         | V <sub>CCIO</sub> - 0.2     | 0.1             | -0.1            |
| 2.5 V    | 2.375 | 2.5                   | 2.625 | -0.3 | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1               | -1              |
| 1.8 V    | 1.71  | 1.8                   | 1.89  | -0.3 | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.45                        | V <sub>CCIO</sub> –<br>0.45 | 2               | -2              |
| 1.5 V    | 1.425 | 1.5                   | 1.575 | -0.3 | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2               | -2              |
| 1.2 V    | 1.14  | 1.2                   | 1.26  | -0.3 | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2               | -2              |

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 20 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 3 of 7)

| Symbol/  | Conditions  | Trai | nsceive<br>Grade | r Speed<br>1 | Trai     | sceive<br>Grade | r Speed<br>2 | Trar    | sceive<br>Grade | er Speed<br>e 3          | Unit |
|--|---|------|------------------|--------------|----------|-----------------|--------------|---------|-----------------|--------------------------|------|
| Description  |   | Min  | Тур              | Max          | Min      | Тур             | Max          | Min     | Тур             | Max                      |      |
| Reconfiguration<br>clock<br>(mgmt_clk_clk)<br>frequency  | _   | 100  | _                | 125          | 100      | _               | 125          | 100     | _               | 125                      | MHz  |
| Receiver   |   |      |                  |              |          |                 |              |         |                 |                          |      |
| Supported I/O<br>Standards   | _   |      |                  | 1.4-V PCMI   | _, 1.5-V | PCML,           | 2.5-V PCM    | L, LVPE | CL, and         | d LVDS                   |      |
| Data rate<br>(Standard PCS)  | _   | 600  | _                | 12200        | 600      |                 | 12200        | 600     | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS) (9), (23)   | _   | 600  | _                | 14100        | 600      | _               | 12500        | 600     | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(5)</sup>  | _   | _    | _                | 1.2          | _        | _               | 1.2          | _       | _               | 1.2                      | V    |
| Absolute V <sub>MIN</sub> for a receiver pin   | _   | -0.4 | _                | _            | -0.4     | _               | _            | -0.4    | _               | _                        | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-<br>p) before device<br>configuration (22) | _   | _    | _                | 1.6          | _        | _               | 1.6          | _       | _               | 1.6                      | V    |
| Maximum peak-<br>to-peak   | $V_{CCR\_GXB} = 1.0 \text{ V}/1.05 \text{ V} $ $(V_{ICM} = 0.70 \text{ V})$ | _    | _                | 2.0          | _        | _               | 2.0          | _       | _               | 2.0                      | V    |
| differential input voltage V <sub>ID</sub> (diff p-p) after device configuration (18),                                       | $V_{\text{CCR\_GXB}} = 0.90 \text{ V}$ $(V_{\text{ICM}} = 0.6 \text{ V})$   |      |                  | 2.4          | _        |                 | 2.4          | _       | _               | 2.4                      | V    |
| (22)   | $V_{CCR\_GXB} = 0.85 \text{ V}$ $(V_{ICM} = 0.6 \text{ V})$                 | _    | _                | 2.4          | _        | _               | 2.4          | _       | _               | 2.4                      | V    |
| Minimum differential eye opening at receiver serial input pins (6), (22), (27)   | _   | 85   | _                | _            | 85       | _               | _            | 85      | _               | _                        | mV   |

Switching Characteristics Page 21

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 4 of 7)

| Symbol/                                       | Conditions  | Tra | nsceive<br>Grade | r Speed<br>1 | Trai | nsceive<br>Grade | r Speed<br>2 | Trai | nsceive<br>Grade | r Speed<br>3 | Unit |
|---|---|-----|------------------|--------------|------|------------------|--------------|------|------------------|--------------|------|
| Description                                   |   | Min | Тур              | Max          | Min  | Тур              | Max          | Min  | Тур              | Max          |      |
|   | 85– $\Omega$ setting  | _   | 85 ±<br>30%      | _            | _    | 85 ± 30%         | _            | _    | 85 ± 30%         | _            | Ω    |
| Differential on-                              | 100–Ω<br>setting  | _   | 100<br>±<br>30%  |              | _    | 100<br>±<br>30%  | _            | _    | 100<br>±<br>30%  | _            | Ω    |
| chip termination<br>resistors <sup>(21)</sup> | 120–Ω<br>setting  | _   | 120<br>±<br>30%  | _            | _    | 120<br>±<br>30%  | _            | _    | 120<br>±<br>30%  | _            | Ω    |
|   | 150-Ω<br>setting  | _   | 150<br>±<br>30%  | _            | _    | 150<br>±<br>30%  | _            | _    | 150<br>±<br>30%  | _            | Ω    |
|   | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth                       | _   | 600              | _            | _    | 600              | _            | _    | 600              | _            | mV   |
| V <sub>ICM</sub><br>(AC and DC                | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V half bandwidth                       | _   | 600              | _            | _    | 600              | _            | _    | 600              | _            | mV   |
| coupled)                                      | $V_{CCR\_GXB} = \\ 1.0 \text{ V/1.05 V} \\ \text{full} \\ \text{bandwidth}$ | _   | 700              | _            | _    | 700              | _            | _    | 700              | _            | mV   |
|   | V <sub>CCR_GXB</sub> = 1.0 V half bandwidth                                 | _   | 750              | _            | _    | 750              | _            | _    | 750              | _            | mV   |
| t <sub>LTR</sub> (11)                         | _   | _   | _                | 10           | _    | _                | 10           | _    | _                | 10           | μs   |
| t <sub>LTD</sub> (12)                         | _   | 4   | _                |              | 4    |                  |              | 4    |                  |              | μs   |
| t <sub>LTD_manual</sub> (13)                  | _   | 4   | _                |              | 4    |                  |              | 4    |                  |              | μs   |
| t <sub>LTR_LTD_manual</sub> (14)              |   | 15  |                  |              | 15   |                  | _            | 15   | _                |              | μs   |
| Run Length                                    |   | _   | _                | 200          | _    |                  | 200          | _    | -                | 200          | UI   |
| Programmable equalization (AC Gain) (10)      | Full<br>bandwidth<br>(6.25 GHz)<br>Half<br>bandwidth<br>(3.125 GHz)         | _   | _                | 16           | _    | _                | 16           | _    | _                | 16           | dB   |

Switching Characteristics Page 25

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

|                                   |                                  | ATX PLL                  |  |                                  | CMU PLL (2)              | )                       |                                  | fPLL                     |                         |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------|----------------------------------|--------------------------|-------------------------|
| Clock Network                     | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span                                      | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span         | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span         |
| x1 <sup>(3)</sup>                 | 14.1                             | _                        | 6  | 12.5                             | _                        | 6                       | 3.125                            | _                        | 3                       |
| x6 <sup>(3)</sup>                 | _                                | 14.1                     | 6  | _                                | 12.5                     | 6                       | _                                | 3.125                    | 6                       |
| x6 PLL<br>Feedback <sup>(4)</sup> | _                                | 14.1                     | Side-<br>wide  | _                                | 12.5                     | Side-<br>wide           | _                                | _                        | _                       |
| xN (PCIe)                         | _                                | 8.0                      | 8  | _                                | 5.0                      | 8                       | _                                | _                        | _                       |
| xN (Native PHY IP)                | 8.0                              | 8.0                      | Up to 13<br>channels<br>above<br>and<br>below<br>PLL | 7.99                             | 7.99                     | Up to 13 channels above | 3.125                            | 3.125                    | Up to 13 channels above |
| AN (NAUVE FITTIF)                 | П                                | 8.01 to<br>9.8304        | Up to 7<br>channels<br>above<br>and<br>below<br>PLL  | · 7.55                           | 7.88                     | and<br>below<br>PLL     | 3.123                            | 3.123                    | and<br>below<br>PLL     |

### Notes to Table 24:

<sup>(1)</sup> Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

<sup>(2)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>(3)</sup> Channel span is within a transceiver bank.

<sup>(4)</sup> Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Switching Characteristics Page 27

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode <sup>(2)</sup> | Transceiver | PMA Width                                | 64   | 40    | 40     | 40      | 32       | 32    |
|---------------------|-------------|--|------|-------|--------|---------|----------|-------|
| Widue (2)           | Speed Grade | PCS Width                                | 64   | 66/67 | 50     | 40      | 64/66/67 | 32    |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 14.1 | 14.1  | 10.69  | 14.1    | 13.6     | 13.6  |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.5 | 12.5  | 10.69  | 12.5    | 12.5     | 12.5  |
|                     | ۷           | C3, I3, I3L<br>core speed grade          | 12.5 | 12.5  | 10.69  | 12.5    | 10.88    | 10.88 |
| FIFO or<br>Register |             | C1, C2, C2L, I2, I2L<br>core speed grade |      |       |        |         |          |       |
|                     | 3           | C3, I3, I3L<br>core speed grade          |      |       | 8.5    | Gbps    |          |       |
|                     | 3           | C4, I4<br>core speed grade               | de   |       |        |         |          |       |
|                     |             | I3YY<br>core speed grade                 |      |       | 10.312 | 25 Gbps |          |       |

### Notes to Table 26:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol                                 | Parameter   | Min  | Тур     | Max  | Unit      |
|--|---|------|---------|--|-----------|
| <b>→</b> (3) (4)                       | Input clock cycle-to-cycle jitter (f <sub>REF</sub> ≥ 100 MHz)  | _    | _       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> (3), (4)            | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 |         | +750   | ps (p-p)  |
| + (5)                                  | Period Jitter for dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                                | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| t <sub>OUTPJ_DC</sub> (5)              | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)                                     | _    | _       | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)                                  | Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )              | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTPJ_DC</sub> (5)             | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                   | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| + (5)                                  | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$                        | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> (5)             | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>OUT</sub> < 100 MHz)                           | _    | _       | 17.5   | mUI (p-p) |
| <b>+</b> (5)                           | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )    | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup> | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)+        | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>OUTPJ_IO</sub> (5),             | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )        | _    | _       | 600  | ps (p-p)  |
| (8)                                    | Period Jitter for a clock output on a regular I/O (f <sub>OUT</sub> < 100 MHz)                            | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ 10</sub> (5),            | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )     | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)                              | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)                | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>outccj_10</sub> (5),            | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100$ MHz)         | _    | _       | 600  | ps (p-p)  |
| (8)                                    | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)           | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>FOUTCCJ_IO</sub>                | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100$ MHz)      | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)                              | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}}$ < 100 MHz) | _    | _       | 60   | mUI (p-p) |
| t <sub>CASC_OUTPJ_DC</sub>             | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )             | _    | _       | 175  | ps (p-p)  |
| (5), (6)                               | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                  | _    | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>                     | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$                                    | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>                      | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>VALUE</sub>                     | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   | _         |

Page 46 Switching Characteristics

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 3 of 4)

|                                       |   |     | C1  |      | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY | C4,I4 |     |      |      |
|---------------------------------------|---|-----|-----|------|-----|--------|--------|-----|---------|---------|-------|-----|------|------|
| Symbol                                | Conditions  | Min | Тур | Max  | Min | Тур    | Max    | Min | Тур     | Max     | Min   | Тур | Max  | Unit |
| t <sub>DUTY</sub>                     | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards | 45  | 50  | 55   | 45  | 50     | 55     | 45  | 50      | 55      | 45    | 50  | 55   | %    |
|                                       | True Differential<br>I/O Standards  | _   | _   | 160  | _   | _      | 160    | _   | _       | 200     | _     | _   | 200  | ps   |
| t <sub>RISE</sub> & t <sub>FALL</sub> | Emulated Differential I/O Standards with three external output resistor networks          | _   |     | 250  | _   | _      | 250    | _   |         | 250     | _     |     | 300  | ps   |
|                                       | True Differential<br>I/O Standards  | _   | _   | 150  | _   |        | 150    |     | _       | 150     |       | _   | 150  | ps   |
| TCCS                                  | Emulated<br>Differential I/O<br>Standards   | _   | _   | 300  | _   | _      | 300    | _   |         | 300     | _     |     | 300  | ps   |
| Receiver                              |   |     |     |      |     |        |        |     |         |         |       |     |      |      |
|                                       | SERDES factor J<br>= 3 to 10 (11), (12),<br>(13), (14), (15), (16)                        | 150 | _   | 1434 | 150 | _      | 1434   | 150 | _       | 1250    | 150   | _   | 1050 | Mbps |
| True<br>Differential<br>I/O Standards | SERDES factor J ≥ 4  LVDS RX with DPA (12), (14), (15), (16)                              | 150 | _   | 1600 | 150 | _      | 1600   | 150 | _       | 1600    | 150   | _   | 1250 | Mbps |
| - f <sub>HSDRDPA</sub><br>(data rate) | SERDES factor J<br>= 2,<br>uses DDR<br>Registers  | (6) | _   | (7)  | (6) | _      | (7)    | (6) |         | (7)     | (6)   |     | (7)  | Mbps |
|                                       | SERDES factor J<br>= 1,<br>uses SDR<br>Register   | (6) | _   | (7)  | (6) | _      | (7)    | (6) |         | (7)     | (6)   | _   | (7)  | Mbps |

Page 52 Configuration Specification

## **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | 1   | C2, C2 | L, I2, I2L |     | 3, I3L,<br>3YY | C4  | 1,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
| -                 | Min | Max | Min    | Max        | Min | Max            | Min | Max  |      |
| Output Duty Cycle | 45  | 55  | 45     | 55         | 45  | 55             | 45  | 55   | %    |

#### Note to Table 44:

## **Configuration Specification**

## **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

### Note to Table 45:

## **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

| Table 46. | JTAG Timino | Parameters ar | nd Values | for Stratix V Devices |
|-----------|-------------|---------------|-----------|-----------------------|
|-----------|-------------|---------------|-----------|-----------------------|

| Symbol            | Description                              | Min | Max               | Unit |
|-------------------|--|-----|-------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                 | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | _   | 11 <sup>(1)</sup> | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | _   | 14 <sup>(1)</sup> | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | _   | 14 <sup>(1)</sup> | ns   |

### Notes to Table 46:

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

## **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |
|--------------|--------|------------------------------|--------------------------------|---------------------------------|
|              | ECCVAO | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                         |
|              | 5SGXA3 | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                         |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                         |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                         |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                         |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                         |
| Chrotin V CT | 5SGTC5 | _                            | 269,979,008                    | 562,392                         |
| Stratix V GT | 5SGTC7 | _                            | 269,979,008                    | 562,392                         |
|              | 5SGSD3 | _                            | 137,598,880                    | 564,504                         |
|              | FCCCD4 | F1517                        | 213,798,880                    | 563,672                         |
| Ctrativ V CC | 5SGSD4 | _                            | 137,598,880                    | 564,504                         |
| Stratix V GS | 5SGSD5 | _                            | 213,798,880                    | 563,672                         |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                         |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                         |

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×32                 | Disabled      | Enabled         | 4                       |
| 1FF ×32                 | Enabled       | Disabled        | 8                       |
|                         | Enabled       | Enabled         | 8                       |

#### Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



### Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V<sub>CCPGM</sub> must be high enough to meet the V<sub>IH</sub> specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V<sub>CCPGM</sub>.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP  $\times 8$ , use DATA [7..0]. If you use FPP  $\times 16$ , use DATA [15..0].




Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

#### Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nconfig, nstatus, and conf\_done are at logic high levels. When nconfig is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

## **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |

#### Notes to Table 52:

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



### Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS\_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or  ${\tt CLKUSR}$  pin.
- (3) After the option bit to enable the  $INIT_DONE$  pin is configured into the device, the  $INIT_DONE$  goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 1 of 2)

| Symbol          | Parameter                                   | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t <sub>CO</sub> | DCLK falling edge to AS_DATAO/ASDO output   | _       | 2       | ns    |
| t <sub>SU</sub> | Data setup time before falling edge on DCLK | 1.5     | _       | ns    |
| t <sub>H</sub>  | Data hold time after falling edge on DCLK   | 0       | _       | ns    |

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nCONFIG low to nSTATUS low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | <del></del>          | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(1)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5) | nCONFIG high to first rising edge on DCLK         | 1,506  | <del></del>          | μS    |
| t <sub>ST2CK</sub> (5) | nstatus high to first rising edge of DCLK         | 2  | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0  | <del></del>          | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                              | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                              | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>                                   | _                    | S     |
| f <sub>MAX</sub>       | DCLK frequency —                                  |  | 125                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (3)                   | 175 437  |                      | μS    |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  DCLK period                             |                      | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | $t_{\text{CD2CU}}$ + (8576 × CLKUSR period) $^{(4)}$ | _                    | _     |

### Notes to Table 54:

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.
- (5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

## Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

Table 55. Initialization Clock Source Option and the Maximum Frequency

| Initialization Clock<br>Source | Configuration Schemes | Maximum<br>Frequency | Minimum Number of Clock<br>Cycles <sup>(1)</sup> |
|--------------------------------|-----------------------|----------------------|--|
| Internal Oscillator            | AS, PS, FPP           | 12.5 MHz             |  |
| CLKUSR                         | AS, PS, FPP (2)       | 125 MHz              | 8576   |
| DCLK                           | PS, FPP               | 125 MHz              |  |

### Notes to Table 55:

- $(1) \quad \text{The minimum number of clock cycles required for device initialization}.$
- (2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

Document Revision History Page 69

# **Document Revision History**

Table 61 lists the revision history for this chapter.

Table 61. Document Revision History (Part 1 of 3)

| Date          | Version  | Changes   |
|---------------|----------|---|
| June 2018     | 3.9      | ■ Added the "Stratix V Device Overshoot Duration" figure.   |
|               |          | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.  |
|               |          | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "PS Timing Parameters for Stratix V Devices" table.  |
|               |          | ■ Changed the condition for 100-Ω R <sub>D</sub> in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table.                              |
| April 2017    | 3.8      | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table                                 |
|               |          | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table.                             |
|               |          | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table.                             |
|               |          | ■ Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table.   |
| June 2016     | 3.7      | ■ Added the V <sub>ID</sub> minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table                                      |
| Julie 2010    | 3.7      | ■ Added the I <sub>OUT</sub> specification to the "Absolute Maximum Ratings for Stratix V Devices" table.   |
| December 2015 | 3.6      | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.  |
| December 2015 | 2015 3.5 | ■ Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table.                            |
| December 2013 | 3.3      | ■ Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table.  |
|               |          | ■ Changed the data rate specification for transceiver speed grade 3 in the following tables:  |
|               |          | <ul><li>"Transceiver Specifications for Stratix V GX and GS Devices"</li></ul>  |
|               |          | ■ "Stratix V Standard PCS Approximate Maximum Date Rate"  |
|               |          | ■ "Stratix V 10G PCS Approximate Maximum Data Rate"   |
| July 2015     | 3.4      | ■ Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table.                    |
| -             |          | ■ Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table. |
|               |          | ■ Changed the t <sub>CO</sub> maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table.  |
|               |          | ■ Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table.  |

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
|               | 2.7     | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60   |
| May 2013      |         | ■ Added Table 24, Table 48  |
|               |         | ■ Updated Figure 9, Figure 10, Figure 11, Figure 12   |
| February 2013 | 2.6     | ■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46  |
| ,             |         | ■ Updated "Maximum Allowed Overshoot and Undershoot Voltage"  |
|               | 2.5     | ■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35  |
|               |         | ■ Added Table 33  |
|               |         | ■ Added "Fast Passive Parallel Configuration Timing"  |
| D             |         | ■ Added "Active Serial Configuration Timing"  |
| December 2012 |         | ■ Added "Passive Serial Configuration Timing"   |
|               |         | ■ Added "Remote System Upgrades"  |
|               |         | ■ Added "User Watchdog Internal Circuitry Timing Specification"   |
|               |         | ■ Added "Initialization"  |
|               |         | ■ Added "Raw Binary File Size"  |
|               |         | ■ Added Figure 1, Figure 2, and Figure 3.   |
| June 2012     | 2.4     | ■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |
|               |         | <ul><li>Various edits throughout to fix bugs.</li></ul>   |
|               |         | ■ Changed title of document to Stratix V Device Datasheet.  |
|               |         | ■ Removed document from the Stratix V handbook and made it a separate document.   |
| February 2012 | 2.3     | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.   |
| December 2011 | 2.2     | ■ Added Table 2–31.   |
| December 2011 |         | ■ Updated Table 2–28 and Table 2–34.  |
| Nevember 0011 | 0.4     | ■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.   |
| November 2011 | 2.1     | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.   |
|               |         | ■ Various edits throughout to fix SPRs.   |
|               | 2.0     | ■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.  |
| May 2011      |         | ■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.   |
|               |         | ■ Chapter moved to Volume 1.  |
|               |         | ■ Minor text edits.   |
|               | 1.1     | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.   |
| December 2010 |         | Converted chapter to the new template.  |
|               |         | ■ Minor text edits.   |
| July 2010     | 1.0     | Initial release.  |

Page 72 Document Revision History