E·XFL

Intel - 5SGXMA9N3F45C2LN Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 317000 |
| Number of Logic Elements/Cells | 840000 |
| Total RAM Bits | 53248000 |
| Number of I/O | 840 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1932-BBGA, FCBGA |
| Supplier Device Package | 1932-FBGA, FC (45x45) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxma9n3f45c2In |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|--|------------|------------------------|--|---|------|
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR GXBR} | $\frac{V_{CCR_GXBR}}{V_{(2)}} = \frac{V_{CCR_GXBR}}{V_{(2)}} = \frac{V_{CCR_GXBR}}{V_{(2)}} = \frac{V_{CCR_GXBR}}{V_{(2)}} = \frac{V_{CCR_GTBR}}{V_{CCR_GTBR}} = \frac{V_{CCR_GTBR}}{V_{CCR_GTBR}} = \frac{V_{CCR_GTBR}}{V_{CCT_GXBL}} = \frac{V_{CCT_GXBL}}{V_{CCT_GXBL}} = \frac{V_{CCT_GXBL}}{V_{CCT_GXBL}} = \frac{V_{CCT_GXBL}}{V_{CCT_GXBR}} = \frac{V_{CCT_GXBR}}{V_{CCT_GXBR}} = \frac{V_{CCT_GXBR}}{V_{CCT_GXBR}} = \frac{V_{CCT_GXBR}}{V_{CCT_GXBR}} = \frac{V_{CCT_GXBL}}{V_{CCT_GXBR}} = \frac{V_{CCT_GXBL}}{V_{CCT_GXBL}} = \frac{V_{CCT_GXBL}}{$ | 0.93 | v | | | |
| (2) | Receiver analog power supply (right side) | un, us, ui | 0.97 | 1.0 | 1.03 | v |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCR_GTBR} | | GT | 1.02 | 1.05 | 1.08 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCT_GXBL} | Transmitter analog newer supply (left side) | | 0.87 | 0.90 | 0.93 | v |
| (2) | GXBL Transmitter analog power supply (left side) GX, GS, GT 0.87 0.90 0.93 GXBL GX, GS, GT 0.97 1.0 1.03 GXBR Transmitter analog power supply (right side) GX, GS, GT 0.87 0.90 0.93 GXBR Transmitter analog power supply (right side) GX, GS, GT 0.82 0.85 0.88 | 1.03 | v | | | |
| | | 1.03 | 1.05 | 1.07 | | |
| | | | 0.82 | 0.85 | 0.88 | V |
| V _{CCT_GXBR} | Transmitter analog nower supply (right side) | | 0.87 | 0.90 | 0.93 | |
| | Transmitter analog power supply (fight side) | un, us, ui | 0.97 | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | v | |
| | | | 1.03 | 1.05 | 0.88 0.93 1.03 1.07 1.08 0.88 0.93 1.03 1.03 1.07 0.88 0.93 1.03 1.07 1.08 1.08 1.08 1.575 | |
| V _{CCT_GTBR} | | GT | 1.02 | 1.05 | 1.08 | V |
| V_{CCL_GTBR} | Transmitter clock network power supply | GT | 1.02 | 1.05 | 1.08 | V |
| V _{CCH_GXBL} | | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |

| Table 7. | Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, | GS, and GT Devices |
|----------|---|--------------------|
| (Part 2 | of 2) | |

Notes to Table 7:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) Refer to Table 8 to select the correct power supply level for your design.

(3) When using ATX PLLs, the supply must be 3.0 V.

(4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| dR/dT | | 3.0 | 0.189 | |
| | | 2.5 | 0.208 | |
| | OCT variation with temperature without recalibration | 1.8 | 0.266 | %/°C |
| | without robalibration | 1.5 | 0.273 | |
| | | 1.2 | 0.317 | |

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2)⁽¹⁾

Note to Table 13:

(1) Valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0° to 85°C.

Pin Capacitance

Table 14 lists the Stratix V device family pin capacitance.

Table 14. Pin Capacitance for Stratix V Devices

| Symbol | Description | Value | Unit |
|--------------------|--|-------|------|
| C _{IOTB} | Input capacitance on the top and bottom I/O pins | 6 | pF |
| C _{IOLR} | Input capacitance on the left and right I/O pins | 6 | рF |
| C _{OUTFB} | Input capacitance on dual-purpose clock output and feedback pins | 6 | рF |

Hot Socketing

Table 15 lists the hot socketing specifications for Stratix V devices.

| Table 15. | Hot Socketing Specifications for Stratix V Devices |
|-----------|--|
|-----------|--|

| Symbol | Description | Maximum |
|---------------------------|--|---------------------|
| I _{IOPIN (DC)} | DC current per I/O pin | 300 μA |
| I _{IOPIN (AC)} | AC current per I/O pin | 8 mA ⁽¹⁾ |
| I _{XCVR-TX (DC)} | DC current per transceiver transmitter pin | 100 mA |
| I _{XCVR-RX (DC)} | DC current per transceiver receiver pin | 50 mA |

Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

| I/O Standard | V _{IL(DC)} (V) | | V _{IH(DC)} (V) | | $V_{IL(AC)}(V) = V_{IH(AC)}(V)$ | | V _{OL} (V) V _{OH} (V) | | I (mA) | I _{oh} | |
|---------------------|-------------------------|----------------------------|----------------------------|-----------------------------|---------------------------------|-------------------------|---|----------------------------|----------------------|-----------------|--|
| i/U Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | l _{oi} (mA) | (mA) | |
| HSTL-18 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | $V_{REF} - 0.2$ | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 | |
| HSTL-18 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 | |
| HSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 | |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 | |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCI0} | 0.75* V _{CCI0} | 8 | -8 | |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCI0} | 16 | -16 | |
| HSUL-12 | _ | V _{REF} – 0.13 | V _{REF} + 0.13 | _ | V _{REF} – 0.22 | V _{REF} + 0.22 | 0.1* V _{CCIO} | 0.9* V _{CCI0} | _ | _ | |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard | V _{CCIO} (V) | | | V _{SWING(DC)} (V) | | | V _{X(AC)} (V) | V _{SWING(AC)} (V) | | |
|-------------------------|-----------------------|------|-------|----------------------------|-------------------------|--------------------------------|------------------------|------------------------------|---|---|
| ijo Stanuaru | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCI0} + 0.6 | V _{CCI0} /2- 0.2 | _ | V _{CCI0} /2 + 0.2 | 0.62 | V _{CCI0} + 0.6 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCI0} + 0.6 | V _{CCI0} /2- 0.175 | _ | V _{CCI0} /2 + 0.175 | 0.5 | V _{CCI0} + 0.6 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (1) | V _{CCI0} /2- 0.15 | _ | V _{CCI0} /2 + 0.15 | 0.35 | _ |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (1) | V _{CCI0} /2- 0.15 | V _{CCI0} /2 | V _{CCI0} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | 2(V _{IL(AC)} - V _{REF}) |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (1) | V _{CCI0} /2- 0.15 | V _{CCI0} /2 | V _{CCI0} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | _ | V _{REF} -0.15 | V _{CCI0} /2 | V _{REF} + 0.15 | -0.30 | 0.30 |

Note to Table 20:

(1) The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)} \text{ and } V_{IL(DC)})$.

| I/O | | V _{ccio} (V) | | V _{DIF(I} | _{DC)} (V) | | V _{X(AC)} (V) | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | |
|------------------------|-------|-----------------------|-------|--------------------|--------------------|------|------------------------|------|-------------------------|-----|------|--------------------------|-----|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | _ | 0.68 | _ | 0.9 | 0.68 | _ | 0.9 | 0.4 | _ |

Switching Characteristics

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

| Table 23. | Transceiver S | necifications (| for Stratix | V GX and GS | Devices (1) | (Part 1 of 7) |
|-----------|----------------------|-----------------|-------------|-------------|-------------|-----------------|
| | 114113001101 0 | poontoutions | IOI OUIUUA | | | (1 41 (1 01 1) |

| Symbol/ Description | Conditions | Transceiver Speed Grade 1 | | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit | |
|--|---|------------------------------|--|------------------------------|-----|----------|------------------------------|-----|-----|------|-----|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | | | | | | | | | | | |
| Supported I/O Standards | | | | | | /DS, and | | | | | |
| Standards | RX reference clock pin | | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | | |
| Input Reference Clock Frequency (CMU PLL) ⁽⁸⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) ⁽⁸⁾ | _ | 100 | | 710 | 100 | | 710 | 100 | _ | 710 | MHz |
| Rise time | Measure at ±60 mV of differential signal ⁽²⁶⁾ | _ | _ | 400 | _ | _ | 400 | _ | _ | 400 | ps |
| Fall time | Measure at ±60 mV of differential signal ⁽²⁶⁾ | _ | _ | 400 | | | 400 | _ | | 400 | μο |
| Duty cycle | — | 45 | | 55 | 45 | | 55 | 45 | — | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express® (PCIe [®]) | 30 | | 33 | 30 | | 33 | 30 | | 33 | kHz |

| Symbol/ | Conditions | Transceiver Speed Grade 1 | | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit | |
|--|--|---|------------------|------------------------------|-------|------------------|------------------------------|-------|------------------|-----------------------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCle | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | | _ | 0 to 0.5 | _ | % |
| On-chip termination resistors ⁽²¹⁾ | _ | _ | 100 | | _ | 100 | | _ | 100 | | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | Dedicated reference clock pin | $\frac{1}{n}$ | 1.6 | V | | | | | | | |
| | RX reference clock pin | _ | _ | 1.2 | _ | | 1.2 | | _ | 1.2 | |
| Absolute V_{MIN} | — | -0.4 | — | | -0.4 | — | — | -0.4 | — | — | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC | Dedicated reference clock pin | 1050/1000/900/850 ⁽²⁾ | | | 1050/ | 1000/90 | 00/850 ⁽²⁾ | 1050/ | 1000/90 | 00/850 ⁽²⁾ | mV |
| coupled) ⁽³⁾ | RX reference clock pin | 1.0/0.9/0.85 ⁽⁴⁾ | | | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | | 550 | 250 | | 550 | 250 | | 550 | mV |
| | 100 Hz | — | — | -70 | — | — | -70 | — | — | -70 | dBc/Hz |
| Transmitter | 1 kHz | | | -90 | | | -90 | | — | -90 | dBc/Hz |
| REFCLK Phase Noise | 10 kHz | — | — | -100 | — | — | -100 | — | — | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | | | -110 | | — | -110 | — | — | -110 | dBc/Hz |
| | ≥1 MHz | — | — | -120 | — | — | -120 | — | — | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁷⁾ | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | | | 1800 ±1% | | _ | 1800 ±1% | _ | | 180 0 ±1% | | Ω |
| Transceiver Clocks | S | | | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | _ | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 2 of 7)

| Symbol/ | Conditions | Transceiver Speed Grade 1 | | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit | |
|---|--|------------------------------|-----------------|------------------------------|-----|-----------------|------------------------------|-----|-----------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | DC Gain Setting = 0 | | 0 | _ | _ | 0 | | _ | 0 | — | dB |
| | DC Gain Setting = 1 | _ | 2 | _ | — | 2 | _ | _ | 2 | _ | dB |
| Programmable DC gain | DC Gain Setting = 2 | _ | 4 | _ | _ | 4 | _ | _ | 4 | _ | dB |
| | DC Gain Setting = 3 | _ | 6 | _ | _ | 6 | _ | _ | 6 | _ | dB |
| | DC Gain Setting = 4 | _ | 8 | _ | _ | 8 | _ | _ | 8 | — | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | _ | | | | - | I.4-V ar | nd 1.5-V PC | ML | | | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) | _ | 600 | _ | 14100 | 600 | | 12500 | 600 | | 8500/ 10312.5 (24) | Mbps |
| | 85-Ω setting | | 85 ± 20% | _ | _ | 85 ± 20% | | _ | 85 ± 20% | _ | Ω |
| Differential on- | 100-Ω setting | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | Ω |
| chip termination resistors | 120-Ω setting | _ | 120 ± 20% | | | 120 ± 20% | | _ | 120 ± 20% | | Ω |
| | 150-Ω setting | | 150 ± 20% | | | 150 ± 20% | | | 150 ± 20% | | Ω |
| V _{OCM} (AC coupled) | 0.65-V setting | | 650 | | _ | 650 | | _ | 650 | _ | mV |
| V _{OCM} (DC coupled) | _ | | 650 | | _ | 650 | | _ | 650 | _ | mV |
| Rise time (7) | 20% to 80% | 30 | | 160 | 30 | | 160 | 30 | | 160 | ps |
| Fall time ⁽⁷⁾ | 80% to 20% | 30 | | 160 | 30 | | 160 | 30 | | 160 | ps |
| Intra-differential pair skew | Tx V _{CM} = 0.5 V and slew rate of 15 ps | | | 15 | | | 15 | | | 15 | ps |
| Intra-transceiver block transmitter channel-to- channel skew | x6 PMA bonded mode | | | 120 | | | 120 | | | 120 | ps |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 5 of 7)





Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)

Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

| Symbol/ | Conditions | : | Transceive Speed Grade | | | Transceive peed Grade | | Unit |
|--|--|-----------|---|--------------|--------------------------|---|-------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | | | | | | | | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | 2-V PCML, 1.4-V PCML, 1.5-V PCML and | | | ML, 2.5-V PCML, Differential LVP and HCSL | | |
| | RX reference clock pin | | 1.4-V PCML | ., 1.5-V PCN | IL, 2.5-V PC | ML, LVPEC | L, and LVDS | 6 |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) ⁽⁶⁾ | _ | 100 | - | 710 | 100 | _ | 710 | MHz |
| Rise time | 20% to 80% | | _ | 400 | | — | 400 | |
| Fall time | 80% to 20% | | | 400 | — | | 400 | ps |
| Duty cycle | — | 45 | | 55 | 45 | | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors ⁽¹⁹⁾ | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V_{MAX} ⁽³⁾ | Dedicated reference clock pin | | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | — | -0.4 | — | — | -0.4 | — | — | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) | Dedicated reference coupled) clock pin | | 1050/1000 (| 2) | 1050/1000 ⁽²⁾ | | | mV |
| | RX reference clock pin | 1 | .0/0.9/0.85 (| 22) | 1.0/0.9/0.85 (22) | | | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | mV |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) ⁽¹⁾

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) ⁽¹⁾ |
|--|
|--|

| Symbol/ | Conditions | | Transceive peed Grade | | | Fransceive Deed Grade | | Unit |
|--|--|--------|--------------------------|--------------------------------|--------|--------------------------|--------------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Data rate | GT channels | 19,600 | | 28,050 | 19,600 | | 25,780 | Mbps |
| Differential on-chip | GT channels | | 100 | _ | | 100 | | Ω |
| termination resistors | GX channels | | 1 | 1 | (8) | | 11 | |
| | GT channels | | 500 | _ | | 500 | — | mV |
| V_{OCM} (AC coupled) | GX channels | | 1 | 1 | (8) | | 11 | |
| Dies/Fall times | GT channels | _ | 15 | _ | | 15 | — | ps |
| Rise/Fall time | GX channels | | | | (8) | | 1 | |
| Intra-differential pair skew | GX channels | | | | (8) | | | |
| Intra-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | |
| Inter-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | |
| CMU PLL | · · · · · · | | | | | | | |
| Supported Data Range | — | 600 | — | 12500 | 600 | — | 8500 | Mbps |
| t _{pll_powerdown} (13) | — | 1 | — | — | 1 | _ | — | μs |
| t _{pll_lock} ⁽¹⁴⁾ | — | _ | — | 10 | — | _ | 10 | μs |
| ATX PLL | | | | | | | | |
| | VCO post- divider L=2 | 8000 | _ | 12500 | 8000 | _ | 8500 | Mbps |
| | L=4 | 4000 | | 6600 | 4000 | _ | 6600 | Mbps |
| Supported Data Rate | L=8 | 2000 | — | 3300 | 2000 | - | 3300 | Mbps |
| Range for GX Channels | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps |
| Supported Data Rate Range for GT Channels | VCO post- divider L=2 | 9800 | _ | 14025 | 9800 | _ | 12890 | Mbps |
| t _{pll_powerdown} ⁽¹³⁾ | — | 1 | — | — | 1 | — | — | μs |
| t _{pll_lock} ⁽¹⁴⁾ | — | | — | 10 | — | — | 10 | μs |
| fPLL | | | | | | - | · · | |
| Supported Data Range | _ | 600 | | 3250/ 3.125 ⁽²³⁾ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | Mbps |
| t _{pll_powerdown} (13) | | 1 | _ | | 1 | | | μs |

Table 29 shows the V_{OD} settings for the GT channel.

| Table 29. | Typical Von Setting | g for GT Channel, T | EX Termination = 100 Ω |
|-----------|---------------------|---------------------|--------------------------------------|
|-----------|---------------------|---------------------|--------------------------------------|

| Symbol | V _{OD} Setting | V _{op} Value (mV) |
|---|-------------------------|----------------------------|
| | 0 | 0 |
| | 1 | 200 |
| \mathbf{V}_{0D} differential peak to peak typical (1) | 2 | 400 |
| VOD unicicilitat peak to peak typical (*) | 3 | 600 |
| | 4 | 800 |
| | 5 | 1000 |

Note:

(1) Refer to Figure 4.

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

Transceiver Characterization

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

| Jitter Fre | Sinusoidal Jitter (UI) | |
|------------|------------------------|--------|
| F1 | 10,000 | 25.000 |
| F2 | 17,565 | 25.000 |
| F3 | 1,493,000 | 0.350 |
| F4 | 50,000,000 | 0.350 |

| Table 38. | LVDS Soft-CDR/D | PA Sinusoidal | Jitter Mask Valu | es for a Data Ra | te > 1.25 Gbps |
|-----------|-----------------|---------------|-------------------------|------------------|----------------|
|-----------|-----------------|---------------|-------------------------|------------------|----------------|

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.





DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933 | 300-890 | 300-890 | MHz |

Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices ^{(1), (2)} (Part 1 of 2)

| Speed Grade | Min | Max | Unit |
|------------------|-----|-----|------|
| C1 | 8 | 14 | ps |
| C2, C2L, I2, I2L | 8 | 14 | ps |
| C3,I3, I3L, I3YY | 8 | 15 | ps |

| | Member | | Active Serial ⁽¹⁾ | | Fast Passive Parallel ⁽²⁾ | | |
|---------|--------------|-------|------------------------------|------------------------|--------------------------------------|------------|------------------------|
| Variant | Variant Code | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) |
| | D3 | 4 | 100 | 0.344 | 32 | 100 | 0.043 |
| | D4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| GS | | 4 | 100 | 0.344 | 32 | 100 | 0.043 |
| 65 | D5 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| | D6 | 4 | 100 | 0.741 | 32 | 100 | 0.093 |
| | D8 | 4 | 100 | 0.741 | 32 | 100 | 0.093 |
| Е | E9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | EB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

Notes to Table 48:

(1) DCLK frequency of 100 MHz using external CLKUSR.

(2) Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Fast Passive Parallel Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[]ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[]ratio for each combination.

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×8 | Disabled | Enabled | 1 |
| FFF ×0 | Enabled | Disabled | 2 |
| | Enabled | Enabled | 2 |
| FPP ×16 | Disabled | Disabled | 1 |
| | Disabled | Enabled | 2 |
| | Enabled | Disabled | 4 |
| | Enabled | Enabled | 4 |

 Table 49. DCLK-to-DATA[] Ratio ⁽¹⁾ (Part 1 of 2)

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.





Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nstatus low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT DONE goes low.



Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

| Table 52. | DCLK Frequency | Specification in the <i>l</i> | AS Configuration Scheme | (1), (2) |
|-----------|----------------|-------------------------------|-------------------------|----------|
|-----------|----------------|-------------------------------|-------------------------|----------|

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





Notes to Figure 14:

- (1) If you are using AS $\times 4$ mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 53 lists the timing parameters for AS $\times 1$ and AS $\times 4$ configurations in Stratix V devices.

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t _{CO} | DCLK falling edge to AS_DATA0/ASDO output | — | 2 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | — | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | — | ns |

| Symbol | Parameter | Minimum | Maximum | Units |
|---------------------|---|--|---------|-------|
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | — |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{cd2cu} + (8576 × clkusr period) | _ | — |

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices ^{(1), (2)} (Part 2 of 2)

Notes to Table 53:

(1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(2) t_{CF2CD}, t_{CF2ST0}, t_{CF2ST0}, t_{CF6}, t_{STATUS}, and t_{CF2ST1} timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.

(3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform ⁽¹⁾



Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds <code>nSTATUS</code> low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|---|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | — | μS |
| t _{status} | nSTATUS low pulse width | 268 | 1,506 ⁽¹⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} (5) | nCONFIG high to first rising edge on DCLK | 1,506 | — | μS |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | — | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | — | ns |
| t _{CH} | DCLK high time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CL} | DCLK low time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | — | S |
| f _{MAX} | DCLK frequency | — | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. Initialization Clock Source Option and the Maximu | m Frequency |
|---|-------------|
|---|-------------|

| Initialization Clock Source | Configuration Schemes | Maximum Frequency | Minimum Number of Clock Cycles ⁽¹⁾ |
|--------------------------------|----------------------------|----------------------|--|
| Internal Oscillator | AS, PS, FPP | 12.5 MHz | |
| CLKUSR | AS, PS, FPP ⁽²⁾ | 125 MHz | 8576 |
| DCLK | PS, FPP | 125 MHz | |

Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

Document Revision History

Table 61 lists the revision history for this chapter.

 Table 61. Document Revision History (Part 1 of 3)

| Date | Version | Changes | | |
|---------------|---------|---|--|--|
| June 2018 | 3.9 | Added the "Stratix V Device Overshoot Duration" figure. | | |
| | | Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table. | | |
| | | Changed the minimum value for t_{CD2UMC} in the "PS Timing Parameters for Stratix V Devices" table. | | |
| | | Changed the condition for 100-Ω R_D in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table. | | |
| April 2017 | 3.8 | Changed the minimum value for t_{CD2UMC} in the "AS Timing Parameters for AS ´1 and AS ´4 Configurations in Stratix V Devices" table | | |
| | | Changed the minimum value for t_{CD2UMC} in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table. | | |
| | | Changed the minimum value for t_{CD2UMC} in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table. | | |
| | | Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table. | | |
| | 3.7 | Added the V_{ID} minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table | | |
| June 2016 | | Added the I_{OUT} specification to the "Absolute Maximum Ratings for Stratix V Devices" table. | | |
| December 2015 | 3.6 | Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table. | | |
| December 2015 | 2.5 | Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| December 2015 | 3.5 | Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table. | | |
| | | • Changed the data rate specification for transceiver speed grade 3 in the following tables: | | |
| | | "Transceiver Specifications for Stratix V GX and GS Devices" | | |
| | | "Stratix V Standard PCS Approximate Maximum Date Rate" | | |
| | | "Stratix V 10G PCS Approximate Maximum Data Rate" | | |
| July 2015 | 3.4 | Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| | | Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| | | Changed the t_{co} maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table. | | |
| | | Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |

Table 61. Document Revision History (Part 3 of 3)

| Date | Version | Changes |
|---------------|---------|---|
| May 2013 | 2.7 | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60 |
| | | ■ Added Table 24, Table 48 |
| | | Updated Figure 9, Figure 10, Figure 11, Figure 12 |
| February 2013 | 2.6 | Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46 |
| | | Updated "Maximum Allowed Overshoot and Undershoot Voltage" |
| December 2012 | 2.5 | Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35 |
| | | Added Table 33 |
| | | Added "Fast Passive Parallel Configuration Timing" |
| | | Added "Active Serial Configuration Timing" |
| | | Added "Passive Serial Configuration Timing" |
| | | Added "Remote System Upgrades" |
| | | Added "User Watchdog Internal Circuitry Timing Specification" |
| | | Added "Initialization" |
| | | Added "Raw Binary File Size" |
| June 2012 | 2.4 | Added Figure 1, Figure 2, and Figure 3. |
| | | Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |
| | | Various edits throughout to fix bugs. |
| | | Changed title of document to Stratix V Device Datasheet. |
| | | Removed document from the Stratix V handbook and made it a separate document. |
| February 2012 | 2.3 | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31. |
| December 2011 | 2.2 | ■ Added Table 2–31. |
| | | ■ Updated Table 2–28 and Table 2–34. |
| November 2011 | 2.1 | Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices. |
| | | Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25. |
| | | Various edits throughout to fix SPRs. |
| May 2011 | 2.0 | Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24. |
| | | Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title. |
| | | Chapter moved to Volume 1. |
| | | Minor text edits. |
| December 2010 | 1.1 | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23. |
| | | Converted chapter to the new template. |
| | | Minor text edits. |
| July 2010 | 1.0 | Initial release. |