



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 359200  |
| Number of Logic Elements/Cells | 952000  |
| Total RAM Bits                 | 53248000  |
| Number of I/O                  | 840   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.93V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1932-BBGA, FCBGA  |
| Supplier Device Package        | 1932-FBGA, FC (45x45)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxmabn2f45c2n">https://www.e-xfl.com/product-detail/intel/5sgxmabn2f45c2n</a> |

## Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

**Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)**

| Symbol                            | Description   | Condition  | Min <sup>(4)</sup> | Typ  | Max <sup>(4)</sup> | Unit |
|-----------------------------------|---|------------|--------------------|------|--------------------|------|
| V <sub>CC</sub>                   | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                             | —          | 0.87               | 0.9  | 0.93               | V    |
|                                   | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) <sup>(3)</sup> | —          | 0.82               | 0.85 | 0.88               | V    |
| V <sub>CCPT</sub>                 | Power supply for programmable power technology  | —          | 1.45               | 1.50 | 1.55               | V    |
| V <sub>CC_AUX</sub>               | Auxiliary supply for the programmable power technology  | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCPD</sub> <sup>(1)</sup>  | I/O pre-driver (3.0 V) power supply   | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | I/O pre-driver (2.5 V) power supply   | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCIO</sub>                 | I/O buffers (3.0 V) power supply  | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | I/O buffers (2.5 V) power supply  | —          | 2.375              | 2.5  | 2.625              | V    |
|                                   | I/O buffers (1.8 V) power supply  | —          | 1.71               | 1.8  | 1.89               | V    |
|                                   | I/O buffers (1.5 V) power supply  | —          | 1.425              | 1.5  | 1.575              | V    |
|                                   | I/O buffers (1.35 V) power supply   | —          | 1.283              | 1.35 | 1.45               | V    |
|                                   | I/O buffers (1.25 V) power supply   | —          | 1.19               | 1.25 | 1.31               | V    |
|                                   | I/O buffers (1.2 V) power supply  | —          | 1.14               | 1.2  | 1.26               | V    |
| V <sub>CCPGM</sub>                | Configuration pins (3.0 V) power supply   | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | Configuration pins (2.5 V) power supply   | —          | 2.375              | 2.5  | 2.625              | V    |
|                                   | Configuration pins (1.8 V) power supply   | —          | 1.71               | 1.8  | 1.89               | V    |
| V <sub>CCA_FPLL</sub>             | PLL analog voltage regulator power supply   | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCD_FPLL</sub>             | PLL digital voltage regulator power supply  | —          | 1.45               | 1.5  | 1.55               | V    |
| V <sub>CCBAT</sub> <sup>(2)</sup> | Battery back-up power supply (For design security volatile key register)  | —          | 1.2                | —    | 3.0                | V    |
| V <sub>I</sub>                    | DC input voltage  | —          | −0.5               | —    | 3.6                | V    |
| V <sub>O</sub>                    | Output voltage  | —          | 0                  | —    | V <sub>CCIO</sub>  | V    |
| T <sub>J</sub>                    | Operating junction temperature  | Commercial | 0                  | —    | 85                 | °C   |
|                                   |   | Industrial | −40                | —    | 100                | °C   |

**Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)**

| Symbol            | Description            | Condition    | Min <sup>(4)</sup> | Typ | Max <sup>(4)</sup> | Unit |
|-------------------|------------------------|--------------|--------------------|-----|--------------------|------|
| t <sub>RAMP</sub> | Power supply ramp time | Standard POR | 200 $\mu$ s        | —   | 100 ms             | —    |
|                   |                        | Fast POR     | 200 $\mu$ s        | —   | 4 ms               | —    |

**Notes to Table 6:**

- (1) V<sub>CCPD</sub> must be 2.5 V when V<sub>CCIO</sub> is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V<sub>CCPD</sub> must be 3.0 V when V<sub>CCIO</sub> is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Stratix V devices will not exit POR if V<sub>CCBAT</sub> stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

**Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)**

| Symbol                            | Description   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------------------|---|------------|------------------------|---------|------------------------|------|
| V <sub>CCA_GXBL</sub><br>(1), (3) | Transceiver channel PLL power supply (left side)  | GX, GS, GT | 2.85                   | 3.0     | 3.15                   | V    |
|                                   |   |            | 2.375                  | 2.5     | 2.625                  |      |
| V <sub>CCA_GXBR</sub><br>(1), (3) | Transceiver channel PLL power supply (right side)   | GX, GS     | 2.85                   | 3.0     | 3.15                   | V    |
|                                   |   |            | 2.375                  | 2.5     | 2.625                  |      |
| V <sub>CCA_GTBR</sub>             | Transceiver channel PLL power supply (right side)   | GT         | 2.85                   | 3.0     | 3.15                   | V    |
| V <sub>CCHIP_L</sub>              | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades)               | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCHIP_R</sub>              | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades)              | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCHSSI_L</sub>             | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades)                   | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCHSSI_R</sub>             | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades)                  | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                                   | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)     | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCR_GXBL</sub><br>(2)      | Receiver analog power supply (left side)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                                   |   |            | 0.87                   | 0.90    | 0.93                   |      |
|                                   |   |            | 0.97                   | 1.0     | 1.03                   |      |
|                                   |   |            | 1.03                   | 1.05    | 1.07                   |      |

**Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)**

| Symbol                 | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|------------------------|--|------------|------------------------|---------|------------------------|------|
| $V_{CCR\_GXBR}$<br>(2) | Receiver analog power supply (right side)                    | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        |  |            | 0.87                   | 0.90    | 0.93                   |      |
|                        |  |            | 0.97                   | 1.0     | 1.03                   |      |
|                        |  |            | 1.03                   | 1.05    | 1.07                   |      |
| $V_{CCR\_GTBR}$        | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCT\_GXBL}$<br>(2) | Transmitter analog power supply (left side)                  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        |  |            | 0.87                   | 0.90    | 0.93                   |      |
|                        |  |            | 0.97                   | 1.0     | 1.03                   |      |
|                        |  |            | 1.03                   | 1.05    | 1.07                   |      |
| $V_{CCT\_GXBR}$<br>(2) | Transmitter analog power supply (right side)                 | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                        |  |            | 0.87                   | 0.90    | 0.93                   |      |
|                        |  |            | 0.97                   | 1.0     | 1.03                   |      |
|                        |  |            | 1.03                   | 1.05    | 1.07                   |      |
| $V_{CCT\_GTBR}$        | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCL\_GTBR}$        | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCH\_GXBL}$        | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| $V_{CCH\_GXBR}$        | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

**Notes to Table 7:**

- (1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.
- (2) Refer to Table 8 to select the correct power supply level for your design.
- (3) When using ATX PLLs, the supply must be 3.0 V.
- (4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |      | $V_{DIF(DC)}$ (V) |                  | $V_{X(AC)}$ (V)         |                  |                         | $V_{CM(DC)}$ (V) |                  |                  | $V_{DIF(AC)}$ (V) |                   |
|---------------------|----------------|-----|------|-------------------|------------------|-------------------------|------------------|-------------------------|------------------|------------------|------------------|-------------------|-------------------|
|                     | Min            | Typ | Max  | Min               | Max              | Min                     | Typ              | Max                     | Min              | Typ              | Max              | Min               | Max               |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26 | 0.16              | $V_{CCIO} + 0.3$ | —                       | $0.5^* V_{CCIO}$ | —                       | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.3               | $V_{CCIO} + 0.48$ |
| HSUL-12             | 1.14           | 1.2 | 1.3  | 0.26              | 0.26             | $0.5^* V_{CCIO} - 0.12$ | $0.5^* V_{CCIO}$ | $0.5^* V_{CCIO} + 0.12$ | $0.4^* V_{CCIO}$ | $0.5^* V_{CCIO}$ | $0.6^* V_{CCIO}$ | 0.44              | 0.44              |

**Table 22. Differential I/O Standard Specifications for Stratix V Devices <sup>(7)</sup>**

| I/O Standard                   | $V_{CCIO}$ (V) <sup>(10)</sup>   |     |       | $V_{ID}$ (mV) <sup>(8)</sup> |                   |     | $V_{ICM(DC)}$ (V) |                         |       | $V_{OD}$ (V) <sup>(6)</sup> |     |     | $V_{OCM}$ (V) <sup>(6)</sup> |      |       |
|--------------------------------|--|-----|-------|------------------------------|-------------------|-----|-------------------|-------------------------|-------|-----------------------------|-----|-----|------------------------------|------|-------|
|                                | Min  | Typ | Max   | Min                          | Condition         | Max | Min               | Condition               | Max   | Min                         | Typ | Max | Min                          | Typ  | Max   |
| PCML                           | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |     |       |                              |                   |     |                   |                         |       |                             |     |     |                              |      |       |
| 2.5 V LVDS <sup>(1)</sup>      | 2.375  | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.05              | $D_{MAX} \leq 700$ Mbps | 1.8   | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
|                                |  |     |       |                              |                   | —   | 1.05              | $D_{MAX} > 700$ Mbps    | 1.55  | 0.247                       | —   | 0.6 | 1.125                        | 1.25 | 1.375 |
| BLVDS <sup>(5)</sup>           | 2.375  | 2.5 | 2.625 | 100                          | —                 | —   | —                 | —                       | —     | —                           | —   | —   | —                            | —    | —     |
| RSDS (HIO) <sup>(2)</sup>      | 2.375  | 2.5 | 2.625 | 100                          | $V_{CM} = 1.25$ V | —   | 0.3               | —                       | 1.4   | 0.1                         | 0.2 | 0.6 | 0.5                          | 1.2  | 1.4   |
| Mini-LVDS (HIO) <sup>(3)</sup> | 2.375  | 2.5 | 2.625 | 200                          | —                 | 600 | 0.4               | —                       | 1.325 | 0.25                        | —   | 0.6 | 1                            | 1.2  | 1.4   |
| LVPECL <sup>(4), (9)</sup>     | —  | —   | —     | 300                          | —                 | —   | 0.6               | $D_{MAX} \leq 700$ Mbps | 1.8   | —                           | —   | —   | —                            | —    | —     |
|                                | —  | —   | —     | 300                          | —                 | —   | 1                 | $D_{MAX} > 700$ Mbps    | 1.6   | —                           | —   | —   | —                            | —    | —     |

**Notes to Table 22:**

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \leq RL \leq 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

## Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus® II PowerPlay Power Analyzer feature.

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)**

| Symbol/<br>Description  | Conditions                                   | Transceiver Speed<br>Grade 1 |     |                               | Transceiver Speed<br>Grade 2 |     |                               | Transceiver Speed<br>Grade 3 |     |                                     | Unit |
|---|--|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------------|------|
|   |  | Min                          | Typ | Max                           | Min                          | Typ | Max                           | Min                          | Typ | Max                                 |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | —                            | —   | 500                           | —                            | —   | 500                           | —                            | —   | 500                                 | ps   |
| <b>CMU PLL</b>  |  |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Range   | —  | 600                          | —   | 12500                         | 600                          | —   | 12500                         | 600                          | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                                  | μs   |
| <b>ATX PLL</b>  |  |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Rate Range  | VCO<br>post-divider<br>L=2                   | 8000                         | —   | 14100                         | 8000                         | —   | 12500                         | 8000                         | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
|   | L=4  | 4000                         | —   | 7050                          | 4000                         | —   | 6600                          | 4000                         | —   | 6600                                | Mbps |
|   | L=8  | 2000                         | —   | 3525                          | 2000                         | —   | 3300                          | 2000                         | —   | 3300                                | Mbps |
|   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                              | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                                  | μs   |
| <b>fPLL</b>   |  |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Range   | —  | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup>       | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |

Table 27 shows the  $V_{OD}$  settings for the GX channel.

**Table 27. Typical  $V_{OD}$  Setting for GX Channel, TX Termination = 100  $\Omega$  <sup>(2)</sup>**

| Symbol  | $V_{OD}$ Setting | $V_{OD}$ Value (mV) | $V_{OD}$ Setting | $V_{OD}$ Value (mV) |
|---|------------------|---------------------|------------------|---------------------|
| <b><math>V_{OD}</math> differential peak to peak typical <sup>(3)</sup></b> | 0 <sup>(1)</sup> | 0                   | 32               | 640                 |
|   | 1 <sup>(1)</sup> | 20                  | 33               | 660                 |
|   | 2 <sup>(1)</sup> | 40                  | 34               | 680                 |
|   | 3 <sup>(1)</sup> | 60                  | 35               | 700                 |
|   | 4 <sup>(1)</sup> | 80                  | 36               | 720                 |
|   | 5 <sup>(1)</sup> | 100                 | 37               | 740                 |
|   | 6                | 120                 | 38               | 760                 |
|   | 7                | 140                 | 39               | 780                 |
|   | 8                | 160                 | 40               | 800                 |
|   | 9                | 180                 | 41               | 820                 |
|   | 10               | 200                 | 42               | 840                 |
|   | 11               | 220                 | 43               | 860                 |
|   | 12               | 240                 | 44               | 880                 |
|   | 13               | 260                 | 45               | 900                 |
|   | 14               | 280                 | 46               | 920                 |
|   | 15               | 300                 | 47               | 940                 |
|   | 16               | 320                 | 48               | 960                 |
|   | 17               | 340                 | 49               | 980                 |
|   | 18               | 360                 | 50               | 1000                |
|   | 19               | 380                 | 51               | 1020                |
|   | 20               | 400                 | 52               | 1040                |
|   | 21               | 420                 | 53               | 1060                |
|   | 22               | 440                 | 54               | 1080                |
|   | 23               | 460                 | 55               | 1100                |
|   | 24               | 480                 | 56               | 1120                |
|   | 25               | 500                 | 57               | 1140                |
|   | 26               | 520                 | 58               | 1160                |
|   | 27               | 540                 | 59               | 1180                |
|   | 28               | 560                 | 60               | 1200                |
|   | 29               | 580                 | 61               | 1220                |
|   | 30               | 600                 | 62               | 1240                |
|   | 31               | 620                 | 63               | 1260                |

**Note to Table 27:**

- (1) If TX termination resistance = 100 $\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup>**

| Symbol/<br>Description          | Conditions | Transceiver<br>Speed Grade 2 |     |     | Transceiver<br>Speed Grade 3 |     |     | Unit |
|---------------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|
|                                 |            | Min                          | Typ | Max | Min                          | Typ | Max |      |
| $t_{pll\_lock}$ <sup>(14)</sup> | —          | —                            | —   | 10  | —                            | —   | 10  | μs   |

**Notes to Table 28:**

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9)  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10)  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedto\ data$  signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedto\ data$  signal goes high when the CDR is functioning in the manual mode.
- (12)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the  $rx\_is\_lockedto\ ref$  signal goes high when the CDR is functioning in the manual mode.
- (13)  $tp11\_powerdown$  is the PLL powerdown minimum pulse width.
- (14)  $tp11\_lock$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to  $4 \times (\text{absolute } V_{MAX} \text{ for receiver pin} - V_{ICM})$ .
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.



Figure 6 shows the Stratix V DC gain curves for GT channels.

---

**Figure 6. DC Gain Curves for GT Channels**

---

---

**Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

**Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)**

| Mode                   | Peformance |         |         |     |                  |     |     | Unit |
|------------------------|------------|---------|---------|-----|------------------|-----|-----|------|
|                        | C1         | C2, C2L | I2, I2L | C3  | I3, I3L,<br>I3YY | C4  | I4  |      |
| Modes using Three DSPs |            |         |         |     |                  |     |     |      |
| One complex 18 x 25    | 425        | 425     | 415     | 340 | 340              | 275 | 265 | MHz  |
| Modes using Four DSPs  |            |         |         |     |                  |     |     |      |
| One complex 27 x 27    | 465        | 465     | 465     | 380 | 380              | 300 | 290 | MHz  |

### Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 1 of 2)**

| Memory | Mode                                       | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|--------|--|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|        |  | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| MLAB   | Single port, all supported widths          | 0              | 1      | 450         | 450     | 400 | 315 | 450     | 400           | 315 | MHz  |
|        | Simple dual-port, x32/x64 depth            | 0              | 1      | 450         | 450     | 400 | 315 | 450     | 400           | 315 | MHz  |
|        | Simple dual-port, x16 depth <sup>(3)</sup> | 0              | 1      | 675         | 675     | 533 | 400 | 675     | 533           | 400 | MHz  |
|        | ROM, all supported widths                  | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Memory     | Mode   | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|------------|--|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|            |  | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| M20K Block | Single-port, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths | 0              | 1      | 525         | 525     | 455 | 400 | 525     | 455           | 400 | MHz  |
|            | Simple dual-port with ECC enabled, 512 × 32  | 0              | 1      | 450         | 450     | 400 | 350 | 450     | 400           | 350 | MHz  |
|            | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                      | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |
|            | True dual port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | ROM, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |

**Notes to Table 33:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.
- (3) The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

**Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification**

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate  | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|--|
| –40°C to 100°C    | ±8°C     | No                       | 1 MHz, 500 KHz | < 100 ms        | 8 bits     | 8 bits                                   |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

**Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices**

| Description                              | Min   | Typ   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μA   |
| V <sub>bias</sub> , voltage across diode | 0.3   | —     | 0.9   | V    |
| Series resistance                        | —     | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | —    |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 4)**

| Symbol   | Conditions  | C1  |     |      | C2, C2L, I2, I2L |     |      | C3, I3, I3L, I3YY |     |      | C4,I4 |     |      | Unit |
|--|---|-----|-----|------|------------------|-----|------|-------------------|-----|------|-------|-----|------|------|
|  |   | Min | Typ | Max  | Min              | Typ | Max  | Min               | Typ | Max  | Min   | Typ | Max  |      |
| Transmitter  |   |     |     |      |                  |     |      |                   |     |      |       |     |      |      |
| True Differential I/O Standards - f <sub>HSDR</sub> (data rate)  | SERDES factor J = 3 to 10 <sup>(9), (11), (12), (13), (14), (15), (16)</sup>  | (6) | —   | 1600 | (6)              | —   | 1434 | (6)               | —   | 1250 | (6)   | —   | 1050 | Mbps |
|  | SERDES factor J ≥ 4<br><br>LVDS TX with DPA <sup>(12), (14), (15), (16)</sup> | (6) | —   | 1600 | (6)              | —   | 1600 | (6)               | —   | 1600 | (6)   | —   | 1250 | Mbps |
|  | SERDES factor J = 2,<br>uses DDR Registers                                    | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
|  | SERDES factor J = 1,<br>uses SDR Register                                     | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) <sup>(10)</sup> | SERDES factor J = 4 to 10 <sup>(17)</sup>                                     | (6) | —   | 1100 | (6)              | —   | 1100 | (6)               | —   | 840  | (6)   | —   | 840  | Mbps |
| t <sub>x Jitter</sub> - True Differential I/O Standards  | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 160  | —                | —   | 160  | —                 | —   | 160  | —     | —   | 160  | ps   |
|  | Total Jitter for Data Rate < 600 Mbps   | —   | —   | 0.1  | —                | —   | 0.1  | —                 | —   | 0.1  | —     | —   | 0.1  | UI   |
| t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three External Output Resistor Network                          | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 300  | —                | —   | 300  | —                 | —   | 300  | —     | —   | 325  | ps   |
|  | Total Jitter for Data Rate < 600 Mbps   | —   | —   | 0.2  | —                | —   | 0.2  | —                 | —   | 0.2  | —     | —   | 0.25 | UI   |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 3 of 4)**

| Symbol   | Conditions  | C1             |     |                | C2, C2L, I2, I2L |     |                | C3, I3, I3L, I3YY |     |                | C4, I4         |     |                | Unit |
|--|---|----------------|-----|----------------|------------------|-----|----------------|-------------------|-----|----------------|----------------|-----|----------------|------|
|  |   | Min            | Typ | Max            | Min              | Typ | Max            | Min               | Typ | Max            | Min            | Typ | Max            |      |
| $t_{DUTY}$   | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards   | 45             | 50  | 55             | 45               | 50  | 55             | 45                | 50  | 55             | 45             | 50  | 55             | %    |
| $t_{RISE}$ & $t_{FALL}$                                    | True Differential I/O Standards   | —              | —   | 160            | —                | —   | 160            | —                 | —   | 200            | —              | —   | 200            | ps   |
|  | Emulated Differential I/O Standards with three external output resistor networks  | —              | —   | 250            | —                | —   | 250            | —                 | —   | 250            | —              | —   | 300            | ps   |
| TCCS   | True Differential I/O Standards   | —              | —   | 150            | —                | —   | 150            | —                 | —   | 150            | —              | —   | 150            | ps   |
|  | Emulated Differential I/O Standards   | —              | —   | 300            | —                | —   | 300            | —                 | —   | 300            | —              | —   | 300            | ps   |
| <b>Receiver</b>  |   |                |     |                |                  |     |                |                   |     |                |                |     |                |      |
| True Differential I/O Standards - $f_{HSDRDP}$ (data rate) | SERDES factor J = 3 to 10 <sup>(11)</sup> , <sup>(12)</sup> , <sup>(13)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup> | 150            | —   | 1434           | 150              | —   | 1434           | 150               | —   | 1250           | 150            | —   | 1050           | Mbps |
|  | SERDES factor J $\geq 4$  | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|  | LVDS RX with DPA <sup>(12)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup>  | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|  | SERDES factor J = 2, uses DDR Registers   | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |
|  | SERDES factor J = 1, uses SDR Register  | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 4 of 4)**

| Symbol                        | Conditions                              | C1  |     |           | C2, C2L, I2, I2L |     |           | C3, I3, I3L, I3YY |     |           | C4, I4 |     |           | Unit     |
|-------------------------------|---|-----|-----|-----------|------------------|-----|-----------|-------------------|-----|-----------|--------|-----|-----------|----------|
|                               |   | Min | Typ | Max       | Min              | Typ | Max       | Min               | Typ | Max       | Min    | Typ | Max       |          |
| f <sub>HSDR</sub> (data rate) | SERDES factor J = 3 to 10               | (6) | —   | (8)       | (6)              | —   | (8)       | (6)               | —   | (8)       | (6)    | —   | (8)       | Mbps     |
|                               | SERDES factor J = 2, uses DDR Registers | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
|                               | SERDES factor J = 1, uses SDR Register  | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
| <b>DPA Mode</b>               |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| DPA run length                | —                                       | —   | —   | 1000<br>0 | —                | —   | 1000<br>0 | —                 | —   | 1000<br>0 | —      | —   | 1000<br>0 | UI       |
| <b>Soft CDR mode</b>          |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Soft-CDR PPM tolerance        | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ±<br>PPM |
| <b>Non DPA Mode</b>           |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Sampling Window               | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ps       |

**Notes to Table 36:**

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

**Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C4,I4       | 8   | 16  | ps   |

**Notes to Table 40:**

- (1) The typical value equals the average of the minimum and maximum values.
- (2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a –2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is  $[625 \text{ ps} + (10 \times 10 \text{ ps}) \pm 20 \text{ ps}] = 725 \text{ ps} \pm 20 \text{ ps}$ .

Table 41 lists the DQS phase shift error for Stratix V devices.

**Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{\text{DQS\_PSERR}}$ ) for Stratix V Devices <sup>(1)</sup>**

| Number of DQS Delay Buffers | C1  | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|-----------------------------|-----|------------------|-------------------|-------|------|
| 1                           | 28  | 28               | 30                | 32    | ps   |
| 2                           | 56  | 56               | 60                | 64    | ps   |
| 3                           | 84  | 84               | 90                | 96    | ps   |
| 4                           | 112 | 112              | 120               | 128   | ps   |

**Notes to Table 41:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a –2 speed grade is  $\pm 78 \text{ ps}$  or  $\pm 39 \text{ ps}$ .

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices <sup>(1), (Part 1 of 2)</sup> <sup>(2), (3)</sup>**

| Clock Network | Parameter                    | Symbol                 | C1   |     | C2, C2L, I2, I2L |     | C3, I3, I3L, I3YY |      | C4,I4 |      | Unit |
|---------------|------------------------------|------------------------|------|-----|------------------|-----|-------------------|------|-------|------|------|
|               |                              |                        | Min  | Max | Min              | Max | Min               | Max  | Min   | Max  |      |
| Regional      | Clock period jitter          | $t_{\text{JIT(per)}}$  | –50  | 50  | –50              | 50  | –55               | 55   | –55   | 55   | ps   |
|               | Cycle-to-cycle period jitter | $t_{\text{JIT(cc)}}$   | –100 | 100 | –100             | 100 | –110              | 110  | –110  | 110  | ps   |
|               | Duty cycle jitter            | $t_{\text{JIT(duty)}}$ | –50  | 50  | –50              | 50  | –82.5             | 82.5 | –82.5 | 82.5 | ps   |
| Global        | Clock period jitter          | $t_{\text{JIT(per)}}$  | –75  | 75  | –75              | 75  | –82.5             | 82.5 | –82.5 | 82.5 | ps   |
|               | Cycle-to-cycle period jitter | $t_{\text{JIT(cc)}}$   | –150 | 150 | –150             | 150 | –165              | 165  | –165  | 165  | ps   |
|               | Duty cycle jitter            | $t_{\text{JIT(duty)}}$ | –75  | 75  | –75              | 75  | –90               | 90   | –90   | 90   | ps   |

**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices <sup>(1)</sup>, (Part 2 of 2) <sup>(2)</sup>, <sup>(3)</sup>**

| Clock Network | Parameter                    | Symbol          | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L, I3YY |     | C4,I4 |     | Unit |
|---------------|------------------------------|-----------------|-------|------|------------------|------|-------------------|-----|-------|-----|------|
|               |                              |                 | Min   | Max  | Min              | Max  | Min               | Max | Min   | Max |      |
| PHY Clock     | Clock period jitter          | $t_{JIT(per)}$  | -25   | 25   | -25              | 25   | -30               | 30  | -35   | 35  | ps   |
|               | Cycle-to-cycle period jitter | $t_{JIT(cc)}$   | -50   | 50   | -50              | 50   | -60               | 60  | -70   | 70  | ps   |
|               | Duty cycle jitter            | $t_{JIT(duty)}$ | -37.5 | 37.5 | -37.5            | 37.5 | -45               | 45  | -56   | 56  | ps   |

**Notes to Table 42:**

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.


**OCT Calibration Block Specifications**

Table 43 lists the OCT calibration block specifications for Stratix V devices.

**Table 43. OCT Calibration Block Specifications for Stratix V Devices**

| Symbol         | Description   | Min | Typ  | Max | Unit   |
|----------------|---|-----|------|-----|--------|
| OCTUSRCLK      | Clock required by the OCT calibration blocks  | —   | —    | 20  | MHz    |
| $T_{OCTCAL}$   | Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration   | —   | 1000 | —   | Cycles |
| $T_{OCTSHIFT}$ | Number of OCTUSRCLK clock cycles required for the OCT code to shift out   | —   | 32   | —   | Cycles |
| $T_{RS\_RT}$   | Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | —   | 2.5  | —   | ns     |

Figure 10 shows the timing diagram for the `oe` and `dyn_term_ctrl` signals.

**Figure 10. Timing Diagram for `oe` and `dyn_term_ctrl` Signals**



## Duty Cycle Distortion (DCD) Specifications

Table 44 lists the worst-case DCD for Stratix V devices.

**Table 44. Worst-Case DCD on Stratix V I/O Pins <sup>(1)</sup>**

| Symbol            | C1  |     | C2, C2L, I2, I2L |     | C3, I3, I3L, I3YY |     | C4, I4 |     | Unit |
|-------------------|-----|-----|------------------|-----|-------------------|-----|--------|-----|------|
|                   | Min | Max | Min              | Max | Min               | Max | Min    | Max |      |
| Output Duty Cycle | 45  | 55  | 45               | 55  | 45                | 55  | 45     | 55  | %    |

**Note to Table 44:**

(1) The DCD numbers do not cover the core clock network.

## Configuration Specification

### POR Delay Specification

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

**Table 45. Fast and Standard POR Delay Specification <sup>(1)</sup>**

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

**Note to Table 45:**

(1) You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

### JTAG Configuration Specifications

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

**Table 46. JTAG Timing Parameters and Values for Stratix V Devices**

| Symbol                  | Description                        | Min | Max | Unit |
|-------------------------|------------------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period <sup>(2)</sup>    | 30  | —   | ns   |
| t <sub>JCP</sub>        | TCK clock period <sup>(2)</sup>    | 167 | —   | ns   |
| t <sub>JCH</sub>        | TCK clock high time <sup>(2)</sup> | 14  | —   | ns   |
| t <sub>JCL</sub>        | TCK clock low time <sup>(2)</sup>  | 14  | —   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time           | 2   | —   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time           | 3   | —   | ns   |

**Table 49. DCLK-to-DATA[] Ratio <sup>(1)</sup> (Part 2 of 2)**

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
| FPP ×32              | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 4                    |
|                      | Enabled       | Disabled        | 8                    |
|                      | Enabled       | Enabled         | 8                    |

**Note to Table 49:**

- (1) Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

**Figure 11. Single Device FPP Configuration Using an External Host****Notes to Figure 11:**

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device.  $V_{CCPGM}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with  $V_{CCPGM}$ .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA[7..0]. If you use FPP ×16, use DATA[15..0].

Table 54 lists the PS configuration timing parameters for Stratix V devices.

**Table 54. PS Timing Parameters for Stratix V Devices**

| Symbol                     | Parameter   | Minimum   | Maximum              | Units   |
|----------------------------|---|---|----------------------|---------|
| $t_{CF2CD}$                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns      |
| $t_{CF2ST0}$               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns      |
| $t_{CFG}$                  | nCONFIG low pulse width                           | 2   | —                    | $\mu$ s |
| $t_{STATUS}$               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(1)</sup> | $\mu$ s |
| $t_{CF2ST1}$               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | $\mu$ s |
| $t_{CF2CK}$ <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | —                    | $\mu$ s |
| $t_{ST2CK}$ <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | $\mu$ s |
| $t_{DSU}$                  | DATA [] setup time before rising edge on DCLK     | 5.5   | —                    | ns      |
| $t_{DH}$                   | DATA [] hold time after rising edge on DCLK       | 0   | —                    | ns      |
| $t_{CH}$                   | DCLK high time                                    | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CL}$                   | DCLK low time                                     | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CLK}$                  | DCLK period                                       | $1/f_{MAX}$   | —                    | s       |
| $f_{MAX}$                  | DCLK frequency                                    | —   | 125                  | MHz     |
| $t_{CD2UM}$                | CONF_DONE high to user mode <sup>(3)</sup>        | 175   | 437                  | $\mu$ s |
| $t_{CD2CU}$                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period   | —                    | —       |
| $t_{CD2UMC}$               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ <sup>(4)</sup> | —                    | —       |

**Notes to Table 54:**

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the “Initialization” section.
- (5) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

## Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

**Table 55. Initialization Clock Source Option and the Maximum Frequency**

| Initialization Clock Source | Configuration Schemes      | Maximum Frequency | Minimum Number of Clock Cycles <sup>(1)</sup> |
|-----------------------------|----------------------------|-------------------|---|
| Internal Oscillator         | AS, PS, FPP                | 12.5 MHz          | 8576  |
| CLKUSR                      | AS, PS, FPP <sup>(2)</sup> | 125 MHz           |   |
| DCLK                        | PS, FPP                    | 125 MHz           |   |

**Notes to Table 55:**

- (1) The minimum number of clock cycles required for device initialization.
- (2) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

## Remote System Upgrades

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications**

| Parameter                | Minimum | Maximum | Unit |
|--------------------------|---------|---------|------|
| $t_{RU\_nCONFIG}^{(1)}$  | 250     | —       | ns   |
| $t_{RU\_nRSTIMER}^{(2)}$ | 250     | —       | ns   |

**Notes to Table 56:**

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## User Watchdog Internal Circuitry Timing Specification

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

**Table 57. 12.5-MHz Internal Oscillator Specifications**

| Minimum | Typical | Maximum | Units |
|---------|---------|---------|-------|
| 5.3     | 7.9     | 12.5    | MHz   |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## Programmable IOE Delay

Table 58 lists the Stratix V IOE programmable delay settings.

**Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)**

| Parameter<br>(1) | Available<br>Settings | Min<br>Offset<br>(2) | Fast Model |            | Slow Model |       |       |       |       |             |       | Unit |
|------------------|-----------------------|----------------------|------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
|                  |                       |                      | Industrial | Commercial | C1         | C2    | C3    | C4    | I2    | I3,<br>I3YY | I4    |      |
| D1               | 64                    | 0                    | 0.464      | 0.493      | 0.838      | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2               | 32                    | 0                    | 0.230      | 0.244      | 0.415      | 0.415 | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |

