



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 185000 |
| Number of Logic Elements/Cells | 490000 |
| Total RAM Bits | 41984000 |
| Number of I/O | 432 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.93V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1517-FBGA (40x40) |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxmb5r1f40i2n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Page 4 Electrical Characteristics

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

Table 5. Maximum Allowed Overshoot During Transitions

| Symbol | Description | Condition (V) | Overshoot Duration as % @ T _J = 100°C | Unit |
|---------|------------------|---------------|---|------|
| | | 3.8 | 100 | % |
| | | 3.85 | 64 | % |
| | | 3.9 | 36 | % |
| | | 3.95 | 21 | % |
| Vi (AC) | AC input voltage | 4 | 12 | % |
| | | 4.05 | 7 | % |
| | | 4.1 | 4 | % |
| | | 4.15 | 2 | % |
| | | 4.2 | 1 | % |

Figure 1. Stratix V Device Overshoot Duration



Electrical Characteristics Page 7

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBR} | Receiver analog power supply (right side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | neceiver arialog power supply (right side) | ux, us, u1 | 0.97 | 1.0 | 1.03 | v |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCT_GXBL} | Transmitter analog newer cupply (left side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | Transmitter analog power supply (left side) | ux, us, u1 | 0.97 | 1.0 | 1.03 | V |
| | | | 1.03 | 1.05 | 1.07 | |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCT_GXBR} | Transmitter analog power supply (right side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | Transmitter analog power supply (right side) | ux, us, u1 | 0.97 | 1.0 | 1.03 | V |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| V _{CCL_GTBR} | Transmitter clock network power supply | GT | 1.02 | 1.05 | 1.08 | V |
| V _{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |

Notes to Table 7:

⁽¹⁾ This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

⁽²⁾ Refer to Table 8 to select the correct power supply level for your design.

⁽³⁾ When using ATX PLLs, the supply must be 3.0 V.

⁽⁴⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

| | | | | Calibratio | n Accuracy | | |
|--|--|--|------------|------------|----------------|------------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3,I3, I3YY | C4,I4 | Unit |
| 50-Ω R _S | Internal series termination with calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ R_S | Internal series termination with calibration (34- Ω and 40- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 48 - Ω , 60 - Ω , 80 - Ω , and 240 - Ω R _S | Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting) | V _{CCIO} = 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 50-Ω R _T | Internal parallel termination with calibration (50-Ω setting) | V _{CCIO} = 2.5, 1.8, 1.5, 1.2 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 60- Ω and 120- Ω R _T | Internal parallel termination with calibration (60- Ω and 120- Ω setting) | V _{CCIO} = 1.2 | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S_left_shift} \end{array}$ | Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

| | | | Re | esistance | Tolerance | ! | |
|-----------------------------|--|-----------------------------------|------------|-----------|-----------------|--------|------|
| Symbol | Description | Conditions | C 1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CC10} = 3.0 and 2.5 V | ±30 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CC10} = 1.8 and 1.5 V | ±30 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % |

⁽¹⁾ OCT calibration accuracy is valid at the time of calibration only.

Page 14 Electrical Characteristics

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devices

| I/O Standard | | V _{CCIO} (V) | | | V _{REF} (V) | | | V _{TT} (V) | |
|-------------------------|-------|-----------------------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| I/O Standard | Min | Тур | Max | Min | Тур | Max | Min | Тур | Мах |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | V _{REF} – 0.04 | V_{REF} | V _{REF} + 0.04 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * VCCIO | 0.51 * V _{CCIO} |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.418 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * VCCIO | 0.51 * V _{CCIO} |
| SSTL-12 Class I, II | 1.14 | 1.20 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * VCCIO | 0.51 * V _{CCIO} |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | _ | V _{CCIO} /2 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 | _ | V _{CCIO} /2 | _ |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.47 * V _{CCIO} | 0.5 * V _{CCIO} | 0.53 * V _{CCIO} | _ | V _{CCIO} /2 | _ |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | _ | _ | _ |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 1 of 2)

| I/O Standard | V _{IL(D(} | _{c)} (V) | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I (mA) | l _{oh} |
|-------------------------|--------------------|--------------------------|--------------------------|-------------------------|----------------------------|--------------------------|----------------------------|----------------------------|----------------------|-----------------|
| i/U Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | I _{ol} (mA) | (mA) |
| SSTL-2 Class I | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.608 | V _{TT} + 0.608 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.81 | V _{TT} + 0.81 | 16.2 | -16.2 |
| SSTL-18 Class I | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | V _{TT} – 0.603 | V _{TT} + 0.603 | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} - 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | 8 | -8 |
| SSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | 16 | -16 |
| SSTL-135 Class I, II | _ | V _{REF} – 0.09 | V _{REF} + 0.09 | _ | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | _ | _ |
| SSTL-125 Class I, II | _ | V _{REF} – 0.85 | V _{REF} + 0.85 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | _ | _ |
| SSTL-12 Class I, II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | _ | _ |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 2 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit |
|---|--|-------|-----------------------|--------------------|---|------------------|-----------------------|------|------------------|--------------------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors (21) | _ | _ | 100 | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | | | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | _ | -0.4 | | _ | -0.4 | _ | | -0.4 | _ | 1 | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) (3) | Dedicated reference clock pin | 1050/ | 1050/1000/900/850 (2) | | 1050/1000/900/850 ⁽²⁾ 1050/1000/900/850 ⁽²⁾ | | 1050/1000/900/850 (2) | | mV | | |
| coupled) (9 | RX reference clock pin | 1. | .0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | 250 | _ | 550 | mV |
| | 100 Hz | _ | _ | -70 | _ | _ | -70 | _ | _ | -70 | dBc/Hz |
| Transmitter | 1 kHz | _ | _ | -90 | _ | _ | -90 | _ | _ | -90 | dBc/Hz |
| REFCLK Phase Noise | 10 kHz | | _ | -100 | _ | _ | -100 | _ | _ | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | _ | _ | -110 | _ | _ | -110 | _ | _ | -110 | dBc/Hz |
| | ≥1 MHz | _ | _ | -120 | _ | _ | -120 | _ | _ | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) (17) | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | _ | _ | 1800 ±1% | _ | _ | 1800 ±1% | _ | _ | 180 0 ±1% | _ | Ω |
| Transceiver Clock | <u> </u> | | | _ | | | _ | | | _ | |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 100 or 125 | _ | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed e 1 | Trar | sceive Grade | r Speed 2 | Tran | sceive Grade | er Speed e 3 | Unit |
|---|--|------|------------------|-------------------------------|------|-----------------|-------------------------------|------|-----------------|-------------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Inter-transceiver block transmitter channel-to- channel skew | xN PMA bonded mode | ı | ı | 500 | _ | ı | 500 | _ | _ | 500 | ps |
| CMU PLL | | | | | | | | | | | |
| Supported Data Range | _ | 600 | _ | 12500 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| t _{pll_powerdown} (15) | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | _ | μs |
| t _{pll_lock} (16) | _ | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs |
| ATX PLL | | | | | | | | | | | |
| | VCO post-divider L=2 | 8000 | | 14100 | 8000 | | 12500 | 8000 | _ | 8500/ 10312.5 (24) | Mbps |
| Currented Date | L=4 | 4000 | _ | 7050 | 4000 | _ | 6600 | 4000 | _ | 6600 | Mbps |
| Supported Data Rate Range | L=8 | 2000 | _ | 3525 | 2000 | _ | 3300 | 2000 | _ | 3300 | Mbps |
| G | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps |
| t _{pll_powerdown} (15) | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | _ | μs |
| t _{pll_lock} (16) | _ | | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs |
| fPLL | | | | | | | | | | | |
| Supported Data Range | _ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | Mbps |
| t _{pll_powerdown} (15) | _ | 1 | _ | | 1 | _ | | 1 | | | μs |

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

| | | ATX PLL | | | CMU PLL (2) |) | | fPLL | |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------|----------------------------------|--------------------------|-------------------------|
| Clock Network | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span |
| x1 ⁽³⁾ | 14.1 | _ | 6 | 12.5 | _ | 6 | 3.125 | _ | 3 |
| x6 ⁽³⁾ | _ | 14.1 | 6 | _ | 12.5 | 6 | _ | 3.125 | 6 |
| x6 PLL Feedback ⁽⁴⁾ | _ | 14.1 | Side- wide | _ | 12.5 | Side- wide | _ | _ | _ |
| xN (PCIe) | _ | 8.0 | 8 | _ | 5.0 | 8 | _ | _ | _ |
| xN (Native PHY IP) | 8.0 | 8.0 | Up to 13 channels above and below PLL | 7.99 | 7.99 | Up to 13 channels above | 3.125 | 3.125 | Up to 13 channels above |
| AN (NAUVE FITTIF) | П | 8.01 to 9.8304 | Up to 7 channels above and below PLL | · 7.55 | 7.88 | and below PLL | 3.123 | 3.123 | and below PLL |

Notes to Table 24:

⁽¹⁾ Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

⁽²⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽³⁾ Channel span is within a transceiver bank.

⁽⁴⁾ Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Table 29 shows the $\ensuremath{V_{\text{OD}}}$ settings for the GT channel.

Table 29. Typical V_{0D} Setting for GT Channel, TX Termination = 100 Ω

| Symbol | V _{op} Setting | V _{op} Value (mV) |
|---|-------------------------|----------------------------|
| | 0 | 0 |
| | 1 | 200 |
| V differential peak to peak tunical (1) | 2 | 400 |
| V _{OD} differential peak to peak typical ⁽¹⁾ | 3 | 600 |
| | 4 | 800 |
| | 5 | 1000 |

Note:

(1) Refer to Figure 4.

PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100° C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------------------|--|-----|-----|--------------------|------|
| | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades) | 5 | _ | 800 (1) | MHz |
| f _{IN} | Input clock frequency (C3, I3, I3L, and I3YY speed grades) | 5 | _ | 800 (1) | MHz |
| | Input clock frequency (C4, I4 speed grades) | 5 | _ | 650 ⁽¹⁾ | MHz |
| f _{INPFD} | Input frequency to the PFD | 5 | _ | 325 | MHz |
| FINPFD | Fractional Input clock frequency to the PFD | 50 | _ | 160 | MHz |
| | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades) | 600 | _ | 1600 | MHz |
| f _{vco} ⁽⁹⁾ | PLL VCO operating range (C3, I3, I3L, I3YY speed grades) | 600 | _ | 1600 | MHz |
| | PLL VCO operating range (C4, I4 speed grades) | 600 | _ | 1300 | MHz |
| EINDUTY | Input clock or external feedback clock input duty cycle | 40 | _ | 60 | % |
| | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 717 (2) | MHz |
| Гоит | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades) | _ | _ | 650 ⁽²⁾ | MHz |
| | Output frequency for an internal global or regional clock (C4, I4 speed grades) | _ | _ | 580 ⁽²⁾ | MHz |
| | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 800 (2) | MHz |
| f _{OUT_EXT} | Output frequency for an external clock output (C3, I3, I3L speed grades) | _ | _ | 667 (2) | MHz |
| | Output frequency for an external clock output (C4, I4 speed grades) | _ | _ | 553 ⁽²⁾ | MHz |
| t _{оитриту} | Duty cycle for a dedicated external clock output (when set to 50%) | 45 | 50 | 55 | % |
| FCOMP | External feedback clock compensation time | _ | _ | 10 | ns |
| DYCONFIGCLK | Dynamic Configuration Clock used for mgmt_clk and scanclk | _ | _ | 100 | MHz |
| Lock | Time required to lock from the end-of-device configuration or deassertion of areset | _ | _ | 1 | ms |
| DLOCK | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _ | _ | 1 | ms |
| | PLL closed-loop low bandwidth | | 0.3 | | MHz |
| : CLBW | PLL closed-loop medium bandwidth | | 1.5 | | MHz |
| | PLL closed-loop high bandwidth (7) | _ | 4 | _ | MHz |
| PLL_PSERR | Accuracy of PLL phase shift | | _ | ±50 | ps |
| ARESET | Minimum pulse width on the areset signal | 10 | _ | _ | ns |

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|--|---|------|---------|--|-----------|
| → (3) (4) | Input clock cycle-to-cycle jitter (f _{REF} ≥ 100 MHz) | _ | _ | 0.15 | UI (p-p) |
| t _{INCCJ} (3), (4) | Input clock cycle-to-cycle jitter (f _{REF} < 100 MHz) | -750 | | +750 | ps (p-p) |
| + (5) | Period Jitter for dedicated clock output ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 ⁽¹⁾ | ps (p-p) |
| t _{OUTPJ_DC} (5) | Period Jitter for dedicated clock output (f _{OUT} < 100 MHz) | _ | _ | 17.5 ⁽¹⁾ | mUI (p-p) |
| + (5) | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{FOUTPJ_DC} (5) | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | _ | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| + (5) | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$ | _ | _ | 175 | ps (p-p) |
| t _{outccj_dc} (5) | Cycle-to-Cycle Jitter for a dedicated clock output (f _{OUT} < 100 MHz) | _ | _ | 17.5 | mUI (p-p) |
| + (5) | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{FOUTCCJ_DC} ⁽⁵⁾ | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f _{OUT} < 100 MHz)+ | _ | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| t _{OUTPJ_IO} (5), (8) | Period Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 600 | ps (p-p) |
| | Period Jitter for a clock output on a regular I/O (f _{OUT} < 100 MHz) | _ | _ | 60 | mUI (p-p) |
| t _{FOUTPJ 10} (5), | Period Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 600 (10) | ps (p-p) |
| (8), (11) | Period Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz) | _ | _ | 60 (10) | mUI (p-p) |
| t _{outccj_10} (5), | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100$ MHz) | _ | _ | 600 | ps (p-p) |
| (8) | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} < 100 MHz) | _ | _ | 60 (10) | mUI (p-p) |
| t _{ғоитссу_10} | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100$ MHz) | _ | _ | 600 (10) | ps (p-p) |
| (8), (11) | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz) | _ | _ | 60 | mUI (p-p) |
| t _{CASC_OUTPJ_DC} | Period Jitter for a dedicated clock output in cascaded PLLs ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| (5), (6) | Period Jitter for a dedicated clock output in cascaded PLLs (f _{OUT} < 100 MHz) | _ | _ | 17.5 | mUI (p-p) |
| f _{DRIFT} | Frequency drift after PFDENA is disabled for a duration of 100 μs | _ | _ | ±10 | % |
| dK _{BIT} | Bit number of Delta Sigma Modulator (DSM) | 8 | 24 | 32 | Bits |
| k _{VALUE} | Numerator of Fraction | 128 | 8388608 | 2147483648 | _ |

Page 42 Switching Characteristics

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

| | | Peformance | | | | | | | |
|-----------------------|-----|------------|-----------|------|------------------|-----|-----|------|--|
| Mode | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit | |
| | | Modes us | ing Three | DSPs | • | | | | |
| One complex 18 x 25 | 425 | 425 | 415 | 340 | 340 | 275 | 265 | MHz | |
| Modes using Four DSPs | | | | | | | | | |
| One complex 27 x 27 | 465 | 465 | 465 | 380 | 380 | 300 | 290 | MHz | |

Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 1 of 2)

| | | Resour | Resources Used | | Performance | | | | | | |
|--------|------------------------------------|--------|----------------|-----|-------------|------------|-----|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C 3 | C4 | 12, I2L | 13, 13L, 13YY | 14 | Unit |
| | Single port, all supported widths | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| | Simple dual-port, x32/x64 depth | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| MLAB | Simple dual-port, x16 depth (3) | 0 | 1 | 675 | 675 | 533 | 400 | 675 | 533 | 400 | MHz |
| | ROM, all supported widths | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |

Page 44 Switching Characteristics

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.



The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| _ | | | | | | | | | | | | | | |
|--|---------------------------------------|---|-----|-----|-----|--------|--------|-------------------|-----|------------|-------|-----|------------|-------|
| Cumbal | Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, I3, I3L, I3YY | | ., I3YY | C4,14 | | | Unit |
| Symbol | Symbol Conditions | | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Ullit |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 (4) | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 (4) | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 (4) | 5 | | 520 | 5 | _ | 520 | 5 | | 420 | 5 | | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | | 800 | 5 | _ | 800 | 5 | | 625 (5) | 5 | | 525 (5) | MHz |

Page 48 Switching Characteristics

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard | Training Pattern | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions ⁽⁴⁾ | Maximum |
|--------------------|----------------------|---|---|----------------------|
| SPI-4 | 00000000001111111111 | 2 | 128 | 640 data transitions |
| Parallel Rapid I/O | 00001111 | 2 | 128 | 640 data transitions |
| Faranei napiu 1/0 | 10010000 | 4 | 64 | 640 data transitions |
| Miscellaneous | 10101010 | 8 | 32 | 640 data transitions |
| IVIISCEIIAITEOUS | 01010101 | 8 | 32 | 640 data transitions |

Notes to Table 37:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps.

Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate \geq 1.25 Gbps

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

25

8.5

0.35

0.1

F1 F2

F3

F4

Jitter Frequency (Hz)

Page 50 Switching Characteristics

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 2 of 2)

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C4,I4 | 8 | 16 | ps |

Notes to Table 40:

- (1) The typical value equals the average of the minimum and maximum values.
- (2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10 ps) ± 20 ps] = 725 ps ± 20 ps.

Table 41 lists the DQS phase shift error for Stratix V devices.

Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Stratix V Devices (1)

| Number of DQS Delay Buffers | C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|--------------------------------|-----|------------------|-------------------|-------|------|
| 1 | 28 | 28 | 30 | 32 | ps |
| 2 | 56 | 56 | 60 | 64 | ps |
| 3 | 84 | 84 | 90 | 96 | ps |
| 4 | 112 | 112 | 120 | 128 | ps |

Notes to Table 41:

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 1 of 2) (2), (3)

| Clock Network | Parameter | Symbol | C1 | | C2, C2L, I2, I2L | | C3, I3, I3L, I3YY | | C4,I4 | | Unit |
|------------------|------------------------------|------------------------|-----------------|-----|------------------|-----|----------------------|------|-------|------|------|
| NEIWUIK | NETWOIR | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Regional | Clock period jitter | t _{JIT(per)} | -50 | 50 | -50 | 50 | -55 | 55 | -55 | 55 | ps |
| | Cycle-to-cycle period jitter | t _{JIT(cc)} | -100 | 100 | -100 | 100 | -110 | 110 | -110 | 110 | ps |
| | Duty cycle jitter | $t_{JIT(duty)}$ | -50 | 50 | -50 | 50 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| | Clock period jitter | t _{JIT(per)} | -75 | 75 | - 75 | 75 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| Global | Cycle-to-cycle period jitter | t _{JIT(cc)} | -150 | 150 | -150 | 150 | -165 | 165 | -165 | 165 | ps |
| | Duty cycle jitter | t _{JIT(duty)} | - 75 | 75 | - 75 | 75 | -90 | 90 | -90 | 90 | ps |

⁽¹⁾ This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a −2 speed grade is ±78 ps or ±39 ps.

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×32 | Disabled | Enabled | 4 |
| rrr x32 | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |

Note to Table 49:


(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM}.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP $\times 8$, use DATA [7..0]. If you use FPP $\times 16$, use DATA [15..0].

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol | Parameter | Minimum | Maximum | Units |
|------------------------|---|--|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nstatus low pulse width | 268 | 1,506 ⁽²⁾ | μ\$ |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | _ | 1,506 ⁽³⁾ | μ\$ |
| t _{CF2CK} (6) | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μ\$ |
| t _{ST2CK} (6) | nSTATUS high to first rising edge of DCLK | 2 | _ | μ\$ |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f | DCLK frequency (FPP ×8/×16) | _ | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | _ | 100 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (4) | 175 | 437 | μS |
| + | GOVER DOVER high to GUVERN anabled | 4 × maximum | | |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽⁵⁾ | _ | _ |

Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Configuration Specification Page 59




Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nconfig, nstatus, and conf_done are at logic high levels. When nconfig is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS \times 1 and AS \times 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol | Parameter | Minimum | Maximum | Units |
|---------------------|---|--|---------|-------|
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 \times CLKUSR period) | _ | _ |


Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

| Letter | Subject | Definitions | | | | | | |
|--------|---|---|--|--|--|--|--|--|
| | SW (sampling window) | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window (SW) 0.5 x TCCS | | | | | | |
| S | Single-ended voltage referenced I/O standard | The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state receiver is unambiguously defined. After the receiver input has crossed the AC value, receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC thres This approach is intended to provide predictable receiver timing in the presence of in waveform ringing: Single-Ended Voltage Referenced I/O Standard VCCCIO VILIGES VILLOCS VILLOCS | | | | | | |
| | t _C TCCS (channel- | High-speed receiver and transmitter input and output clock period. The timing difference between the fastest and slowest output edges, including $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS | | | | | | |
| | to-channel-skew) | measurement (refer to the <i>Timing Diagram</i> figure under SW in this table). | | | | | | |
| | | High-speed I/O block—Duty cycle on the high-speed transmitter output clock. Timing Unit Interval (TUI) | | | | | | |
| T | t _{DUTY} | The timing budget allowed for skew, propagation delays, and the data sampling window. $(TUI = 1/(receiver input clock frequency multiplication factor) = t_c/w$ | | | | | | |
| | t _{FALL} | Signal high-to-low transition time (80-20%) | | | | | | |
| | t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input. | | | | | | |
| | t _{OUTPJ_IO} | Period jitter on the general purpose I/O driven by a PLL. | | | | | | |
| | t _{OUTPJ_DC} | Period jitter on the dedicated clock output driven by a PLL. | | | | | | |
| | t _{RISE} | Signal low-to-high transition time (20-80%) | | | | | | |
| U | _ | _ | | | | | | |

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

| Date | Version | Changes |
|---------------|---------|---|
| May 2013 | 2.7 | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60 |
| | | ■ Added Table 24, Table 48 |
| | | ■ Updated Figure 9, Figure 10, Figure 11, Figure 12 |
| February 2013 | 2.6 | ■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46 |
| | | ■ Updated "Maximum Allowed Overshoot and Undershoot Voltage" |
| December 2012 | 2.5 | ■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35 |
| | | ■ Added Table 33 |
| | | ■ Added "Fast Passive Parallel Configuration Timing" |
| | | ■ Added "Active Serial Configuration Timing" |
| | | ■ Added "Passive Serial Configuration Timing" |
| | | ■ Added "Remote System Upgrades" |
| | | ■ Added "User Watchdog Internal Circuitry Timing Specification" |
| | | ■ Added "Initialization" |
| | | ■ Added "Raw Binary File Size" |
| June 2012 | 2.4 | ■ Added Figure 1, Figure 2, and Figure 3. |
| | | ■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |
| | | Various edits throughout to fix bugs. |
| | | ■ Changed title of document to Stratix V Device Datasheet. |
| | | ■ Removed document from the Stratix V handbook and made it a separate document. |
| February 2012 | 2.3 | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31. |
| December 2011 | 2.2 | ■ Added Table 2–31. |
| | | ■ Updated Table 2–28 and Table 2–34. |
| November 2011 | 2.1 | ■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices. |
| | | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25. |
| | | ■ Various edits throughout to fix SPRs. |
| May 2011 | 2.0 | ■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24. |
| | | ■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title. |
| | | ■ Chapter moved to Volume 1. |
| | | ■ Minor text edits. |
| December 2010 | 1.1 | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23. |
| | | Converted chapter to the new template. |
| | | ■ Minor text edits. |
| July 2010 | 1.0 | Initial release. |