E·XFL

Intel - 5SGXMB5R1F43C2LN Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|-------------------------------------------------------------|
| Number of LABs/CLBs | 185000 |
| Number of Logic Elements/Cells | 490000 |
| Total RAM Bits | 41984000 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1760-BBGA, FCBGA |
| Supplier Device Package | 1760-FCBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxmb5r1f43c2ln |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

| | | saring transitions | | |
|---------|------------------|--------------------|-----------------------------------------------------|------|
| Symbol | Description | Condition (V) | Overshoot Duration as % @ T _J = 100°C | Unit |
| | | 3.8 | 100 | % |
| | | 3.85 | 64 | % |
| | | 3.9 | 36 | % |
| | | 3.95 | 21 | % |
| Vi (AC) | AC input voltage | 4 | 12 | % |
| | | 4.05 | 7 | % |
| | | 4.1 | 4 | % |
| | | 4.15 | 2 | % |
| | | 4.2 | 1 | % |

Table 5. Maximum Allowed Overshoot During Transitions

Figure 1. Stratix V Device Overshoot Duration



This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|------------------------|-------------------------------------------------------------------------------------------------------------------|------------|--------------------|------|--------------------|------|
| | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades) | _ | 0.87 | 0.9 | 0.93 | V |
| V _{CC} | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) ⁽³⁾ | | 0.82 | 0.85 | 0.88 | V |
| V _{CCPT} | Power supply for programmable power technology | _ | 1.45 | 1.50 | 1.55 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | | 2.375 | 2.5 | 2.625 | V |
| VI (1) | I/O pre-driver (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| VCCPD | I/O pre-driver (2.5 V) power supply | | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| | I/O buffers (2.5 V) power supply | | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (1.8 V) power supply | _ | 1.71 | 1.8 | 1.89 | V |
| V _{CCIO} | I/O buffers (1.5 V) power supply | _ | 1.425 | 1.5 | 1.575 | V |
| | I/O buffers (1.35 V) power supply | | 1.283 | 1.35 | 1.45 | V |
| | I/O buffers (1.25 V) power supply | _ | 1.19 | 1.25 | 1.31 | V |
| | I/O buffers (1.2 V) power supply | _ | 1.14 | 1.2 | 1.26 | V |
| | Configuration pins (3.0 V) power supply | | 2.85 | 3.0 | 3.15 | V |
| V _{CCPGM} | Configuration pins (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | Configuration pins (1.8 V) power supply | - | 1.71 | 1.8 | 1.89 | V |
| V _{CCA_FPLL} | PLL analog voltage regulator power supply | | 2.375 | 2.5 | 2.625 | V |
| V _{CCD_FPLL} | PLL digital voltage regulator power supply | - | 1.45 | 1.5 | 1.55 | V |
| V _{CCBAT} (2) | Battery back-up power supply (For design security volatile key register) | _ | 1.2 | _ | 3.0 | V |
| VI | DC input voltage | _ | -0.5 | — | 3.6 | V |
| V ₀ | Output voltage | | 0 | _ | V _{CCIO} | V |
| т | Operating junction temperature | Commercial | 0 | — | 85 | °C |
| IJ | | Industrial | -40 | _ | 100 | °C |

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|-------------------|------------------------|--------------|--------------------|-----|--------------------|------|
| t _{RAMP} | Power supply ramp time | Standard POR | 200 µs | _ | 100 ms | — |
| | | Fast POR | 200 µs | | 4 ms | |

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

Notes to Table 6:

(1) V_{CCPD} must be 2.5 V when V_{CCI0} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCI0} is 3.0 V.

(2) If you do not use the design security feature in Stratix V devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V_{CCBAT}. Stratix V devices will not exit POR if V_{CCBAT} stays at logic low.

(3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.

(4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|-----------------------------------------------------------------------------------------------------|------------|------------------------|---------|------------------------|------|
| V _{CCA GXBL} | Transceiver channel PLL power supply (left | | 2.85 | 3.0 | 3.15 | V |
| (1), (3) | side) | un, us, ui | 2.375 | 2.5 | 2.625 | v |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right | CV CS | 2.85 | 3.0 | 3.15 | V |
| (1), (3) | side) | ux, us | 2.375 | 2.5 | 2.625 | v |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | 2.85 | 3.0 | 3.15 | V |
| | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHIP_R} | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBL} | Receiver analog nower supply (left side) | | 0.87 | 0.90 | 0.93 | v |
| (2) _ | Therefore analog power supply (left Slue) | GX, GS, GT | 0.97 | 1.0 | 1.03 | - V |
| | | | 1.03 | 1.05 | 1.07 | |

| 1/0 Standard | | V _{ccio} (V) | | | V _{REF} (V) | | | V _{TT} (V) | | | |
|-------------------------|-------|-----------------------|-------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|--|--|
| i/O Stanuaru | Min | Тур | Max Min Typ | | Тур | Max | Min | Тур | Max | | |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 | | |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.833 0.9 | | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 | | |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * VCCIO | 0.51 * V _{CCIO} | | |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.418 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | | |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * VCCIO | 0.51 * V _{CCIO} | | |
| SSTL-12 Class I, II | 1.14 | 1.20 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCIO} | 0.5 * VCCIO | 0.51 * V _{CCIO} | | |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | _ | V _{CCI0} /2 | _ | | |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 | _ | V _{CCI0} /2 | _ | | |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.47 * V _{CCIO} | 0.5 * V _{CCIO} | 0.53 * V _{CCIO} | _ | V _{CCI0} /2 | _ | | |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | _ | | | | |

| Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devi | ces |
|-----------------------------------------------------------------------------------------------------|-----|
|-----------------------------------------------------------------------------------------------------|-----|

| Table 19. | Single-Ended SSTL | , HSTL, and HSUL I/ | /O Standards Signal S | Specifications for | Stratix V Devices | (Part 1 of 2) |
|-----------|-------------------|---------------------|-----------------------|---------------------------|-------------------|---------------|
|-----------|-------------------|---------------------|-----------------------|---------------------------|-------------------|---------------|

| 1/0 Standard | ard V _{IL(DC)} (V) V _{IH(DC)} (V) | | _{c)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{ol} (V) | V _{oh} (V) | I (mA) | I _{oh} | |
|-------------------------|-----------------------------------------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|------------------------|-------|
| i/o Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | I _{ol} (IIIA) | (mÄ) |
| SSTL-2 Class I | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCI0} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.608 | V _{TT} + 0.608 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCI0} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.81 | V _{TT} + 0.81 | 16.2 | -16.2 |
| SSTL-18 Class I | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCI0} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | V _{TT} – 0.603 | V _{TT} + 0.603 | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCI0} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCI0} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | 8 | -8 |
| SSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | 16 | -16 |
| SSTL-135 Class I, II | _ | V _{REF} – 0.09 | V _{REF} + 0.09 | — | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | — | _ |
| SSTL-125 Class I, II | | V _{REF} – 0.85 | V _{REF} + 0.85 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | | |
| SSTL-12 Class I, II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | _ | |

| I/O | | V _{ccio} (V) | | V _{DIF(} | _{DC)} (V) | V _{X(AC)} (V) | | | | V _{CM(DC)} (V |) | V _{DIF(AC)} (V) | |
|------------------------|------|-----------------------|------|-------------------|----------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|-----------------------------|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCI0} + 0.3 | _ | 0.5* V _{CCI0} | _ | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCI0} | 0.3 | V _{CCI0} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | 0.5*V _{CCI0} - 0.12 | 0.5* V _{CCI0} | 0.5*V _{CCI0} + 0.12 | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.44 | 0.44 |

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O | Vc | _{cio} (V) | (10) | | V _{ID} (mV) ⁽⁸⁾ | | | V _{ICM(DC)} (V) | | Vo | _D (V) (| 6) | V _{OCM} (V) ⁽⁶⁾ | | |
|---------------------------------------|-------|--------------------|-----------------------|------------------------|-------------------------------------|----------------------|--------------------|--------------------------------|-----------------------|------------------------|--------------------|-------------------|-------------------------------------|----------------|-------|
| Standard | Min | Тур | Max | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| PCML | Trar | nsmitte | er, receiv transmi | ver, and itter, rec | input referer ceiver, and re | nce cloo eference | ck pins e clock | of the high-s I/O pin speci | peed tra fications | nsceiver , refer to | rs use o Table | the PC e 23 on | ML I/O s page 18 | standard 3. | . For |
| 2.5 V | 2 375 | 25 | 2 625 | 100 | V _{CM} = | _ | 0.05 | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| LVDS ⁽¹⁾ | 2.575 | 2.0 | 2.025 | 100 | 1.25 V | _ | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (5) | 2.375 | 2.5 | 2.625 | 100 | _ | _ | _ | _ | _ | _ | _ | — | _ | — | |
| RSDS (HIO) ⁽²⁾ | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | _ | 0.3 | _ | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini- LVDS (HIO) ⁽³⁾ | 2.375 | 2.5 | 2.625 | 200 | _ | 600 | 0.4 | _ | 1.325 | 0.25 | _ | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL (4 | _ | _ | _ | 300 | _ | | 0.6 | D _{MAX} ≤ 700 Mbps | 1.8 | _ | _ | _ | _ | _ | _ |
|), (9) | | | | 300 | | | 1 | D _{MAX} > 700 Mbps | 1.6 | | | | | | |

Notes to Table 22:

(1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

(2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

(3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.
- (6) RL range: $90 \le RL \le 110 \Omega$.
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus[®] II PowerPlay Power Analyzer feature.

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | nsceive Grade | er Speed e 3 | Unit |
|--------------------------------------------------------------------|--------------------------------------------------------|-------|------------------|-----------------------|-------|------------------|-----------------------|-------|------------------|-----------------------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCIe | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | _ | % |
| On-chip termination resistors ⁽²¹⁾ | _ | _ | 100 | | _ | 100 | | _ | 100 | | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | | 1.2 | | _ | 1.2 | | | 1.2 | |
| Absolute V _{MIN} | — | -0.4 | - | _ | -0.4 | _ | | -0.4 | — | | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC | Dedicated reference clock pin | 1050/ | (1000/90 | 00/850 ⁽²⁾ | 1050/ | 1000/9 | 00/850 ⁽²⁾ | 1050/ | 1000/9 | 00/850 ⁽²⁾ | mV |
| coupled) (9 | RX reference clock pin | 1 | .0/0.9/0 | .85 (4) | 1. | .0/0.9/0 | .85 (4) | 1. | .0/0.9/0 | .85 ⁽⁴⁾ | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | | 550 | 250 | _ | 550 | 250 | _ | 550 | mV |
| | 100 Hz | — | — | -70 | — | — | -70 | — | — | -70 | dBc/Hz |
| Transmitter | 1 kHz | — | — | -90 | — | — | -90 | — | — | -90 | dBc/Hz |
| REFCLK Phase | 10 kHz | — | — | -100 | — | — | -100 | — | — | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | — | — | -110 | — | — | -110 | — | — | -110 | dBc/Hz |
| | ≥1 MHz | — | — | -120 | | — | -120 | — | — | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁷⁾ | 10 kHz to 1.5 MHz (PCIe) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | _ | _ | 1800 ±1% | _ | _ | 1800 ±1% | _ | _ | 180 0 ±1% | _ | Ω |
| Transceiver Clock | s | | | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | | | 100 or 125 | | _ | 100 or 125 | | MHz |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 2 of 7)

| Symbol/ | Transceiver SpeedTransceiver SpeedConditionsGrade 1Grade 2 | | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit | | | | |
|-----------------------------------------------------------|---------------------------------------------------------------------|-----|-----------------|------|------------------|-----------------|------|-----|-----------------|-----|----|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | 85– Ω setting | _ | 85 ± 30% | | _ | 85 ± 30% | | — | 85 ± 30% | | Ω |
| Differential on- | 100–Ω setting | _ | 100 ± 30% | | _ | 100 ± 30% | | _ | 100 ± 30% | _ | Ω |
| chip termination resistors ⁽²¹⁾ | 120–Ω setting | _ | 120 ± 30% | | _ | 120 ± 30% | | _ | 120 ± 30% | _ | Ω |
| | 150-Ω setting | _ | 150 ± 30% | | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | Ω |
| | V _{CCR_GXB} = 0.85 V or 0.9 V full bandwidth | _ | 600 | _ | _ | 600 | _ | | 600 | _ | mV |
| V _{ICM} (AC and DC | V _{CCR_GXB} = 0.85 V or 0.9 V half bandwidth | | 600 | _ | | 600 | _ | | 600 | _ | mV |
| (oupled) | V _{CCR_GXB} = 1.0 V/1.05 V full bandwidth | | 700 | _ | _ | 700 | _ | _ | 700 | _ | mV |
| | V _{CCR_GXB} = 1.0 V half bandwidth | | 750 | _ | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽¹¹⁾ | — | _ | _ | 10 | _ | — | 10 | _ | — | 10 | μs |
| t _{LTD} ⁽¹²⁾ | — | 4 | _ | | 4 | — | | 4 | - | — | μs |
| t _{LTD_manual} ⁽¹³⁾ | — | 4 | | | 4 | — | | 4 | — | — | μs |
| t _{LTR_LTD_manual} ⁽¹⁴⁾ | — | 15 | _ | | 15 | — | | 15 | — | — | μs |
| Run Length | | _ | | 200 | _ | — | 200 | _ | — | 200 | UI |
| Programmable equalization (AC Gain) ⁽¹⁰⁾ | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | | _ | 16 | _ | _ | 16 | _ | | 16 | dB |

 Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 4 of 7)

| Symbol/ Description | | Transceiver Speed Grade 1 | | | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit |
|----------------------------|---|------------------------------|-----|-----|------------------------------|-----|-----|------------------------------|-----|-----|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} (16) | _ | | | 10 | | | 10 | | _ | 10 | μs |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 7 of 7)

Notes to Table 23:

(2) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.

(3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.

- (4) This supply follows VCCR_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.
- (13) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15) $t_{pll_powerdown}$ is the PLL powerdown minimum pulse width.
- (16) t_{pll lock} is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (19) For ES devices, R_{BEF} is 2000 $\Omega \pm 1\%$.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

⁽¹⁾ Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.

Table 26 shows the approximate maximum data rate using the 10G PCS.

| Mada (2) | Transceiver | PMA Width | 64 | 40 | 40 | 40 | 32 | 32 | |
|---------------------|-------------|------------------------------------------|--------------|-------|-------|------|----------|-------|--|
| mode "" | Speed Grade | PCS Width | 64 | 66/67 | 50 | 40 | 64/66/67 | 32 | |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 14.1 | 14.1 | 10.69 | 14.1 | 13.6 | 13.6 | |
| FIFO or Register | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 12.5 | 12.5 | |
| | | C3, I3, I3L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 10.88 | 10.88 | |
| | 3 | C1, C2, C2L, I2, I2L core speed grade | | | | | | | |
| | | C3, I3, I3L core speed grade | 8.5 Gbps | | | | | | |
| | | C4, I4 core speed grade | | | | | | | |
| | | I3YY core speed grade | 10.3125 Gbps | | | | | | |

Notes to Table 26:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

| Symbol/ | Conditions | S | Transceive peed Grade | 2 | S | Unit | | |
|--------------------------------------------------------------|---------------------------------------|-----|--------------------------|--------|-------------|--------------|--------|-------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | | 100 | _ | _ | 100 | _ | Ω |
| | 85- Ω setting | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | Ω |
| Differential on-chip | 100-Ω setting | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | Ω |
| for GX channels ⁽¹⁹⁾ | 120-Ω setting | _ | 120 ± 30% | _ | — | 120 ± 30% | — | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | Ω |
| V _{ICM} (AC coupled) | GT channels | _ | 650 | _ | — | 650 | — | mV |
| | VCCR_GXB = 0.85 V or 0.9 V | _ | 600 | _ | _ | 600 | _ | mV |
| VICM (AC and DC coupled) for GX Channels | VCCR_GXB = 1.0 V full bandwidth | _ | 700 | | _ | 700 | _ | mV |
| | VCCR_GXB = 1.0 V half bandwidth | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽⁹⁾ | — | _ | — | 10 | — | — | 10 | μs |
| t _{LTD} ⁽¹⁰⁾ | | 4 | | | 4 | _ | _ | μs |
| t _{LTD_manual} ⁽¹¹⁾ | | 4 | _ | | 4 | _ | _ | μs |
| t _{LTR_LTD_manual} ⁽¹²⁾ | — | 15 | — | _ | 15 | — | — | μs |
| Run Lenath | GT channels | | — | 72 | — | — | 72 | CID |
| | GX channels | | | | (8) | | | |
| CDR PPM | GT channels | _ | — | 1000 | — | — | 1000 | ± PPM |
| | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | | 14 | | _ | 14 | dB |
| (AC Gain) ⁽⁵⁾ | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | | 7.5 | _ | | 7.5 | dB |
| DC gain ⁽⁶⁾ | GX channels | | | | (8) | | | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | _ | 100 | — | _ | 100 | _ | Ω |
| Transmitter | | | | | | | | |
| Supported I/O Standards | _ | | | 1.4-V | and 1.5-V P | CML | | |
| Data rate (Standard PCS) | GX channels | 600 | _ | 8500 | 600 | | 8500 | Mbps |
| Data rate (10G PCS) | GX channels | 600 | | 12,500 | 600 | | 12,500 | Mbps |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)⁽¹⁾

Table 29 shows the V_{OD} settings for the GT channel.

| Symbol | V _{OD} Setting | V _{od} Value (mV) |
|---------------------------------------------|-------------------------|----------------------------|
| | 0 | 0 |
| | 1 | 200 |
| V., differential neak to neak typical (1) | 2 | 400 |
| The american hear to hear thicat to | 3 | 600 |
| | 4 | 800 |
| | 5 | 1000 |

Note:

(1) Refer to Figure 4.

Figure 4 shows the differential transmitter output waveform.





Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

| | Performance | | | | | | | | |
|------------------------------|-----------------------------|--------|------|-----|--|--|--|--|--|
| Symbol | C1, C2, C2L, I2, and I2L | C4, I4 | Unit | | | | | | |
| Global and Regional Clock | 717 | 650 | 580 | MHz | | | | | |
| Periphery Clock | 550 | 500 | 500 | MHz | | | | | |

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (-40° to 100° C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------------|----------------------------------------------------------------------------------------------------------|-----|-----|--------------------|------|
| | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades) | 5 | | 800 (1) | MHz |
| f _{IN} | Input clock frequency (C3, I3, I3L, and I3YY speed grades) | 5 | | 800 (1) | MHz |
| | Input clock frequency (C4, I4 speed grades) | 5 | — | 650 ⁽¹⁾ | MHz |
| f _{INPFD} | Input frequency to the PFD | 5 | — | 325 | MHz |
| f _{FINPFD} | Fractional Input clock frequency to the PFD | 50 | — | 160 | MHz |
| | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades) | 600 | _ | 1600 | MHz |
| f _{VCO} (9) | PLL VCO operating range (C3, I3, I3L, I3YY speed grades) | 600 | | 1600 | MHz |
| | PLL VCO operating range (C4, I4 speed grades) | 600 | — | 1300 | MHz |
| t _{einduty} | Input clock or external feedback clock input duty cycle | 40 | — | 60 | % |
| | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 717 ⁽²⁾ | MHz |
| f _{ouт} | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades) | | | 650 ⁽²⁾ | MHz |
| | Output frequency for an internal global or regional clock (C4, I4 speed grades) | | | 580 ⁽²⁾ | MHz |
| | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades) | | | 800 ⁽²⁾ | MHz |
| f _{OUT_EXT} | Output frequency for an external clock output (C3, I3, I3L speed grades) | | | 667 ⁽²⁾ | MHz |
| | Output frequency for an external clock output (C4, I4 speed grades) | | | 553 ⁽²⁾ | MHz |
| t _{outduty} | Duty cycle for a dedicated external clock output (when set to 50%) | 45 | 50 | 55 | % |
| t _{FCOMP} | External feedback clock compensation time | _ | | 10 | ns |
| f _{dyconfigclk} | Dynamic Configuration Clock used for mgmt_clk and scanclk | | _ | 100 | MHz |
| t _{LOCK} | Time required to lock from the end-of-device configuration or deassertion of areset | | | 1 | ms |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | | | 1 | ms |
| | PLL closed-loop low bandwidth | — | 0.3 | — | MHz |
| f _{CLBW} | PLL closed-loop medium bandwidth | — | 1.5 | — | MHz |
| | PLL closed-loop high bandwidth (7) | — | 4 | - | MHz |
| t _{PLL_PSERR} | Accuracy of PLL phase shift | — | — | ±50 | ps |
| t _{ARESET} | Minimum pulse width on the areset signal | 10 | — | _ | ns |

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| Sumbol | Conditions | C1 | | C2, C2L, I2, I2L | | C3, I3, I3L, I3YY | | | C4,14 | | | 11 | | |
|--------------------------------------------------------------------------------------------------------|--------------------------------------------|-----|-----|------------------|-----|-------------------|-----|-----|-------|------------|-----|-----|------------|------|
| Symbol | CONDITIONS | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UNIT |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | _ | 800 | 5 | | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | _ | 520 | 5 | | 520 | 5 | _ | 420 | 5 | _ | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | _ | 800 | 5 | _ | 800 | 5 | _ | 625 (5) | 5 | _ | 525 (5) | MHz |

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| | Disabled | Enabled | 4 |
| FPP ×32 | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |

| Table 49. | DCLK-to-DATA[] | Ratio ⁽¹⁾ | (Part 2 of 2) |
|-----------|----------------|----------------------|---------------|
|-----------|----------------|----------------------|---------------|

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM} .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.





Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nstatus low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT DONE goes low.



Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol | Parameter Mi | | Maximum | Units |
|------------------------|---------------------------------------------------|-----------------------------------------------------|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | — | μS |
| t _{status} | nSTATUS low pulse width | 268 | 1,506 ⁽¹⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} (5) | nCONFIG high to first rising edge on DCLK | 1,506 | — | μS |
| t _{ST2CK} (5) | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | — | ns |
| t _{DH} | DATA [] hold time after rising edge on DCLK | 0 | — | ns |
| t _{CH} | DCLK high time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CL} | DCLK low time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | — | S |
| f _{MAX} | DCLK frequency | — | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{cd2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. | Initialization | Clock Source | Option | and the | Maximum | Frequency |
|-----------|----------------|---------------------|--------|---------|---------|-----------|
| | | | | | | |

| Initialization Clock Source | Configuration Schemes | Maximum Frequency | Minimum Number of Clock Cycles ⁽¹⁾ |
|--------------------------------|----------------------------|----------------------|--------------------------------------------------|
| Internal Oscillator | AS, PS, FPP | 12.5 MHz | |
| CLKUSR | AS, PS, FPP ⁽²⁾ | 125 MHz | 8576 |
| DCLK | PS, FPP | 125 MHz | |

Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

Remote System Upgrades

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

| Table 56. Remote System Upgrade Circuitry Timing Specificatio |
|---------------------------------------------------------------|
|---------------------------------------------------------------|

| Parameter | Minimum | Maximum | Unit | | |
|-----------------------------------------|---------|---------|------|--|--|
| t _{RU_nCONFIG} ⁽¹⁾ | 250 | — | ns | | |
| t _{RU_nRSTIMER} ⁽²⁾ | 250 | _ | ns | | |

Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

User Watchdog Internal Circuitry Timing Specification

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum | Typical | Maximum | Units | | |
|---------|---------|---------|-------|--|--|
| 5.3 | 7.9 | 12.5 | MHz | | |

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

 You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

Programmable IOE Delay

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Deremeter | Available | Min | Fast | Fast Model | | Slow Model | | | | | | |
|-----------|-----------|-------------------|------------|------------|-------|------------|-------|-------|-------|-------------|-------|------|
| (1) | Settings | Offset (2) | Industrial | Commercial | C1 | C2 | C3 | C4 | 12 | 13, 13YY | 14 | Unit |
| D1 | 64 | 0 | 0.464 | 0.493 | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921 | 1.006 | ns |
| D2 | 32 | 0 | 0.230 | 0.244 | 0.415 | 0.415 | 0.459 | 0.503 | 0.417 | 0.456 | 0.500 | ns |