# E·XFL

## Intel - 5SGXMB6R1F43C2LN Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 225400  |
| Number of Logic Elements/Cells | 597000  |
| Total RAM Bits                 | 53248000  |
| Number of I/O                  | 600   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1760-BBGA, FCBGA  |
| Supplier Device Package        | 1760-FCBGA (42.5x42.5)                                      |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxmb6r1f43c2ln |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol                | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | v    |
| (2)                   | Receiver analog power supply (right side)                    | un, us, ui | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBL</sub> | Transmitter analog newer supply (left side)                  |            | 0.87                   | 0.90    | 0.93                   | v    |
| (2)                   | Transmitter analog power supply (left side)                  | GX, GS, GT | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBR</sub> | Transmitter analog nower supply (right side)                 | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | v    |
| (2)                   | Transmitter analog power supply (right side)                 | un, us, ui | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCL\_GTBR}$       | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

| Table 7. | Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, | GS, and GT Devices |
|----------|---|--------------------|
| (Part 2  | of 2)   |                    |

### Notes to Table 7:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) Refer to Table 8 to select the correct power supply level for your design.

(3) When using ATX PLLs, the supply must be 3.0 V.

(4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

| Conditions  | Core Speed Grade                  | VCCR_GXB &<br>VCCT_GXB <sup>(2)</sup> | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|---------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true:                       | All                               | 1.05                                  |          |          |      |
| <ul> <li>Data rate &gt; 10.3 Gbps.</li> <li>DFE is used.</li> </ul> | All                               | 1.05                                  |          |          |      |
| If ANY of the following conditions are true <sup>(1)</sup> :        |                                   |                                       | 3.0      |          |      |
| ATX PLL is used.  |                                   |                                       |          |          |      |
| ■ Data rate > 6.5Gbps.  | All                               | 1.0                                   |          |          |      |
| ■ DFE (data rate ≤<br>10.3 Gbps), AEQ, or<br>EyeQ feature is used.  |                                   |                                       |          | 1.5      | V    |
| If ALL of the following   | C1, C2, I2, and I3YY              | 0.90                                  | 2.5      |          |      |
| <ul><li>conditions are true:</li><li>ATX PLL is not used.</li></ul> |                                   |                                       |          |          |      |
| ■ Data rate ≤ 6.5Gbps.  | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85                                  | 2.5      |          |      |
| <ul> <li>DFE, AEQ, and EyeQ are<br/>not used.</li> </ul>            |                                   |                                       |          |          |      |

## Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

## **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

#### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| I/O Standard        | V <sub>IL(DI</sub> | <sub>c)</sub> (V)          | V <sub>IH(D</sub>          | <sub>C)</sub> (V)           | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>ol</sub> (V)        | V <sub>oh</sub> (V)        | I (mA)               | I <sub>oh</sub> |
|---------------------|--------------------|----------------------------|----------------------------|-----------------------------|----------------------------|-------------------------|----------------------------|----------------------------|----------------------|-----------------|
| i/U Stanuaru        | Min                | Max                        | Min                        | Max                         | Max                        | Min                     | Max                        | Min                        | l <sub>oi</sub> (mA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> +<br>0.1  | _                           | $V_{REF} - 0.2$            | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 8                    | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> + 0.1     | _                           | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 16                   | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> + 0.1     | _                           | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 8                    | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> + 0.1     | _                           | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 16                   | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> –<br>0.08 | V <sub>REF</sub> + 0.08    | V <sub>CCIO</sub> +<br>0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCI0</sub> | 0.75*<br>V <sub>CCI0</sub> | 8                    | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> –<br>0.08 | V <sub>REF</sub> + 0.08    | V <sub>CCIO</sub> +<br>0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCI0</sub> | 16                   | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> –<br>0.13 | V <sub>REF</sub> +<br>0.13 | _                           | V <sub>REF</sub> –<br>0.22 | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCI0</sub>  | _                    | _               |

#### Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>ccio</sub> (V) |         | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                                | V <sub>X(AC)</sub> (V) |                                 | V <sub>swing(</sub> ,                         | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|---------|-------------------|-------------------------|--------------------------------|------------------------|---------------------------------|---|---|
| ijo Stanuaru            |       |                       | Typ Max |                   | in Max N                |                                | Тур                    | Max                             | Min   | Max   |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625   | 0.3               | V <sub>CCI0</sub> + 0.6 | V <sub>CCI0</sub> /2-<br>0.2   | _                      | V <sub>CCI0</sub> /2 + 0.2      | 0.62  | V <sub>CCI0</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89    | 0.25              | V <sub>CCI0</sub> + 0.6 | V <sub>CCI0</sub> /2-<br>0.175 | _                      | V <sub>CCI0</sub> /2 +<br>0.175 | 0.5   | V <sub>CCI0</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575   | 0.2               | (1)                     | V <sub>CCI0</sub> /2-<br>0.15  | _                      | V <sub>CCI0</sub> /2 + 0.15     | 0.35  | _   |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45    | 0.2               | (1)                     | V <sub>CCI0</sub> /2-<br>0.15  | V <sub>CCI0</sub> /2   | V <sub>CCI0</sub> /2 + 0.15     | 2(V <sub>IH(AC)</sub> -<br>V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31    | 0.18              | (1)                     | V <sub>CCI0</sub> /2-<br>0.15  | V <sub>CCI0</sub> /2   | V <sub>CCI0</sub> /2 + 0.15     | 2(V <sub>IH(AC)</sub> -<br>V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26    | 0.18              | _                       | V <sub>REF</sub><br>-0.15      | V <sub>CCI0</sub> /2   | V <sub>REF</sub> +<br>0.15      | -0.30   | 0.30  |

Note to Table 20:

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)} \text{ and } V_{IL(DC)})$ .

| I/O                    | V <sub>CCIO</sub> (V) |     |       | V <sub>DIF(I</sub> | <sub>DC)</sub> (V) | V <sub>X(AC)</sub> (V) |     |      |      | V <sub>CM(DC)</sub> (V | V <sub>DIF(AC)</sub> (V) |     |     |
|------------------------|-----------------------|-----|-------|--------------------|--------------------|------------------------|-----|------|------|------------------------|--------------------------|-----|-----|
| Standard               | Min                   | Тур | Max   | Min                | Max                | Min                    | Тур | Max  | Min  | Тур                    | Max                      | Min | Max |
| HSTL-18<br>Class I, II | 1.71                  | 1.8 | 1.89  | 0.2                | _                  | 0.78                   | _   | 1.12 | 0.78 | _                      | 1.12                     | 0.4 | _   |
| HSTL-15<br>Class I, II | 1.425                 | 1.5 | 1.575 | 0.2                | _                  | 0.68                   | _   | 0.9  | 0.68 | _                      | 0.9                      | 0.4 | _   |

- You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
- **\*** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| Symbol/  | Conditions   | Trai  | nsceive<br>Grade | r Speed<br>1          | Trai  | Transceiver Speed<br>Grade 2 |                       |       | nsceive<br>Grade            | r Speed<br>3          | Unit        |
|--|--|-------|------------------|-----------------------|-------|------------------------------|-----------------------|-------|-----------------------------|-----------------------|-------------|
| Description  |  | Min   | Тур              | Max                   | Min   | Тур                          | Max                   | Min   | Тур                         | Max                   |             |
| Spread-spectrum<br>downspread                                      | PCle   | _     | 0 to<br>0.5      | _                     | _     | 0 to<br>0.5                  |                       | _     | 0 to<br>0.5                 | _                     | %           |
| On-chip<br>termination<br>resistors <sup>(21)</sup>                | _  | _     | 100              |                       | _     | 100                          |                       | _     | 100                         |                       | Ω           |
| Absolute V <sub>MAX</sub> <sup>(5)</sup>                           | Dedicated<br>reference<br>clock pin                    | _     | _                | 1.6                   | _     | _                            | 1.6                   | _     | _                           | 1.6                   | V           |
|  | RX reference clock pin                                 | _     | _                | 1.2                   | _     |                              | 1.2                   |       | _                           | 1.2                   |             |
| Absolute $V_{\text{MIN}}$  | —  | -0.4  | —                |                       | -0.4  | —                            | —                     | -0.4  | —                           | —                     | V           |
| Peak-to-peak<br>differential input<br>voltage                      | _  | 200   | _                | 1600                  | 200   | _                            | 1600                  | 200   | _                           | 1600                  | mV          |
| V <sub>ICM</sub> (AC   | Dedicated<br>reference<br>clock pin                    | 1050/ | 1000/90          | 00/850 <sup>(2)</sup> | 1050/ | 1000/90                      | 00/850 <sup>(2)</sup> | 1050/ | 1000/90                     | 00/850 <sup>(2)</sup> | mV          |
| coupled) <sup>(3)</sup>  | RX reference<br>clock pin                              | 1.    | .0/0.9/0         | .85 <sup>(4)</sup>    | 1.    | 1.0/0.9/0.85 (4)             |                       |       | 1.0/0.9/0.85 <sup>(4)</sup> |                       |             |
| V <sub>ICM</sub> (DC coupled)                                      | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250   |                  | 550                   | 250   |                              | 550                   | 250   |                             | 550                   | mV          |
|  | 100 Hz   | —     | —                | -70                   | —     | —                            | -70                   | —     | —                           | -70                   | dBc/Hz      |
| Transmitter  | 1 kHz  |       |                  | -90                   |       |                              | -90                   |       | —                           | -90                   | dBc/Hz      |
| REFCLK Phase<br>Noise  | 10 kHz   | —     | —                | -100                  | —     | —                            | -100                  | —     | —                           | -100                  | dBc/Hz      |
| (622 MHz) <sup>(20)</sup>  | 100 kHz  |       |                  | -110                  |       | —                            | -110                  | —     | —                           | -110                  | dBc/Hz      |
|  | ≥1 MHz   | —     | —                | -120                  | —     | —                            | -120                  | —     | —                           | -120                  | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) <sup>(17)</sup> | 10 kHz to<br>1.5 MHz<br>(PCle)                         | _     | _                | 3                     | _     | _                            | 3                     | _     | _                           | 3                     | ps<br>(rms) |
| R <sub>REF</sub> (19)  |  |       | 1800<br>±1%      |                       | _     | 1800<br>±1%                  | _                     |       | 180<br>0<br>±1%             |                       | Ω           |
| Transceiver Clocks   | S  |       |                  |                       |       |                              |                       |       |                             |                       |             |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                             |       | 100<br>or<br>125 | _                     | _     | 100<br>or<br>125             | _                     | _     | 100<br>or<br>125            | _                     | MHz         |

# Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)

| Symbol/   | Conditions   | Tra | nsceive<br>Grade     | r Speed<br>1 | Transceiver Speed<br>Grade 2 |                 |       | Transceiver Speed<br>Grade 3 |                 |                          | Unit |
|---|--|-----|----------------------|--------------|------------------------------|-----------------|-------|------------------------------|-----------------|--------------------------|------|
| Description   |  | Min | Тур                  | Max          | Min                          | Тур             | Max   | Min                          | Тур             | Max                      |      |
|   | DC Gain<br>Setting = 0                                     |     | 0                    | _            | _                            | 0               |       | _                            | 0               | —                        | dB   |
|   | DC Gain<br>Setting = 1                                     | _   | 2                    | _            | _                            | 2               | _     | _                            | 2               | _                        | dB   |
| Programmable<br>DC gain   | DC Gain<br>Setting = 2                                     | _   | 4                    | _            | _                            | 4               | _     | _                            | 4               | _                        | dB   |
|   | DC Gain<br>Setting = 3                                     | _   | 6                    | _            | _                            | 6               | _     | _                            | 6               | _                        | dB   |
|   | DC Gain<br>Setting = 4                                     | _   | 8                    | _            | _                            | 8               | _     | _                            | 8               | —                        | dB   |
| Transmitter   |  |     |                      |              |                              |                 |       |                              |                 |                          |      |
| Supported I/O<br>Standards  | _  |     | 1.4-V and 1.5-V PCML |              |                              |                 |       |                              |                 |                          |      |
| Data rate<br>(Standard PCS)   | _  | 600 | _                    | 12200        | 600                          | _               | 12200 | 600                          | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS)  | _  | 600 | _                    | 14100        | 600                          |                 | 12500 | 600                          |                 | 8500/<br>10312.5<br>(24) | Mbps |
|   | 85-Ω<br>setting  |     | 85 ±<br>20%          | _            | _                            | 85 ±<br>20%     |       | _                            | 85 ±<br>20%     | _                        | Ω    |
| Differential on-  | 100-Ω<br>setting   | _   | 100<br>±<br>20%      | _            | _                            | 100<br>±<br>20% | _     | _                            | 100<br>±<br>20% | _                        | Ω    |
| chip termination<br>resistors   | 120-Ω<br>setting   | _   | 120<br>±<br>20%      |              | _                            | 120<br>±<br>20% |       | _                            | 120<br>±<br>20% |                          | Ω    |
|   | 150-Ω<br>setting   |     | 150<br>±<br>20%      |              |                              | 150<br>±<br>20% |       |                              | 150<br>±<br>20% |                          | Ω    |
| V <sub>OCM</sub> (AC<br>coupled)                                      | 0.65-V<br>setting  |     | 650                  |              | _                            | 650             |       | _                            | 650             | _                        | mV   |
| V <sub>OCM</sub> (DC<br>coupled)                                      | _  |     | 650                  |              | _                            | 650             |       | _                            | 650             | _                        | mV   |
| Rise time (7)   | 20% to 80%   | 30  |                      | 160          | 30                           |                 | 160   | 30                           |                 | 160                      | ps   |
| Fall time <sup>(7)</sup>  | 80% to 20%   | 30  |                      | 160          | 30                           |                 | 160   | 30                           |                 | 160                      | ps   |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> =<br>0.5 V and<br>slew rate of<br>15 ps |     |                      | 15           |                              |                 | 15    |                              |                 | 15                       | ps   |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                                      |     |                      | 120          |                              |                 | 120   |                              |                 | 120                      | ps   |

## Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 5 of 7)

# Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)

| Symbol/   | Conditions                                   | Trai | isceive<br>Grade | r Speed<br>1                  | Trar | isceive<br>Grade | r Speed<br>2                  | Tran | isceive<br>Grade | er Speed<br>e 3               | Unit |
|---|--|------|------------------|-------------------------------|------|------------------|-------------------------------|------|------------------|-------------------------------|------|
| Description   |  | Min  | Тур              | Max                           | Min  | Тур              | Max                           | Min  | Тур              | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        |      |                  | 500                           | _    |                  | 500                           | _    |                  | 500                           | ps   |
| CMU PLL   |  |      |                  |                               |      |                  |                               |      |                  |                               |      |
| Supported Data<br>Range   | _  | 600  |                  | 12500                         | 600  | _                | 12500                         | 600  | _                | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | _  | 1    |                  | —                             | 1    | —                | —                             | 1    | —                | —                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  |      | _                | 10                            | —    | _                | 10                            | —    | —                | 10                            | μs   |
| ATX PLL   | 1  |      |                  |                               |      |                  |                               |      |                  |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000 |                  | 14100                         | 8000 | _                | 12500                         | 8000 | _                | 8500/<br>10312.5<br>(24)      | Mbps |
| Current and Date  | L=4  | 4000 | _                | 7050                          | 4000 | _                | 6600                          | 4000 | —                | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000 | _                | 3525                          | 2000 | _                | 3300                          | 2000 | _                | 3300                          | Mbps |
|   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 |                  | 1762.5                        | 1000 |                  | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    |                  | _                             | 1    |                  |                               | 1    | —                | _                             | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  |      |                  | 10                            | —    | —                | 10                            | —    | —                | 10                            | μs   |
| fPLL  | •  |      |                  | •                             |      |                  |                               |      | •                |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | _  | 1    | _                | _                             | 1    | _                | —                             | 1    | —                | —                             | μs   |

Table 27 shows the  $V_{\text{OD}}$  settings for the GX channel.

| Symbol                                    | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) |
|---|-------------------------|-------------------------------|-------------------------|-------------------------------|
|   | 0 (1)                   | 0                             | 32                      | 640                           |
|   | 1 <sup>(1)</sup>        | 20                            | 33                      | 660                           |
|   | 2 (1)                   | 40                            | 34                      | 680                           |
|   | 3 (1)                   | 60                            | 35                      | 700                           |
|   | 4 (1)                   | 80                            | 36                      | 720                           |
|   | 5 (1)                   | 100                           | 37                      | 740                           |
|   | 6                       | 120                           | 38                      | 760                           |
|   | 7                       | 140                           | 39                      | 780                           |
|   | 8                       | 160                           | 40                      | 800                           |
|   | 9                       | 180                           | 41                      | 820                           |
|   | 10                      | 200                           | 42                      | 840                           |
|   | 11                      | 220                           | 43                      | 860                           |
|   | 12                      | 240                           | 44                      | 880                           |
|   | 13                      | 260                           | 45                      | 900                           |
|   | 14                      | 280                           | 46                      | 920                           |
| V <sub>op</sub> differential peak to peak | 15                      | 300                           | 47                      | 940                           |
| typical <sup>(3)</sup>                    | 16                      | 320                           | 48                      | 960                           |
|   | 17                      | 340                           | 49                      | 980                           |
|   | 18                      | 360                           | 50                      | 1000                          |
|   | 19                      | 380                           | 51                      | 1020                          |
|   | 20                      | 400                           | 52                      | 1040                          |
|   | 21                      | 420                           | 53                      | 1060                          |
|   | 22                      | 440                           | 54                      | 1080                          |
|   | 23                      | 460                           | 55                      | 1100                          |
|   | 24                      | 480                           | 56                      | 1120                          |
|   | 25                      | 500                           | 57                      | 1140                          |
|   | 26                      | 520                           | 58                      | 1160                          |
|   | 27                      | 540                           | 59                      | 1180                          |
|   | 28                      | 560                           | 60                      | 1200                          |
|   | 29                      | 580                           | 61                      | 1220                          |
|   | 30                      | 600                           | 62                      | 1240                          |
|   | 31                      | 620                           | 63                      | 1260                          |

Table 27. Typical V\_{0D} Setting for GX Channel, TX Termination = 100  $\Omega^{\left(2\right)}$ 

#### Note to Table 27:

(1) If TX termination resistance =  $100\Omega$ , this VOD setting is illegal.

(2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.

(3) Refer to Figure 2.





Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)

Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

# Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)<sup>(1)</sup>

| Symbol/   | Conditions   |        | Transceive<br>Speed Grade |              |              | Transceiver<br>Speed Grade 3 |             |          |
|---|--|--------|---------------------------|--------------|--------------|------------------------------|-------------|----------|
| Description   |  | Min    | Тур                       | Max          | Min          | Тур                          | Max         |          |
|   | 100 Hz   |        |                           | -70          |              |                              | -70         |          |
| Transmitter REFCLK  | 1 kHz  |        | _                         | -90          | _            | _                            | -90         | -        |
| Phase Noise (622  | 10 kHz   |        | _                         | -100         | _            | _                            | -100        | dBc/Hz   |
| MHz) <sup>(18)</sup>  | 100 kHz  |        | —                         | -110         | _            | —                            | -110        |          |
|   | $\geq$ 1 MHz   |        | —                         | -120         | _            | —                            | -120        | -        |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>   | 10 kHz to<br>1.5 MHz<br>(PCIe)                                     |        | _                         | 3            | _            |                              | 3           | ps (rms) |
| RREF <sup>(17)</sup>  | —  |        | 1800<br>± 1%              | _            | _            | 1800<br>± 1%                 | _           | Ω        |
| Transceiver Clocks  |  |        |                           |              |              |                              |             |          |
| fixedclk <b>clock</b><br>frequency  | PCIe<br>Receiver<br>Detect   |        | 100 or<br>125             | _            | _            | 100 or<br>125                | _           | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency  | _  | 100    | _                         | 125          | 100          | _                            | 125         | MHz      |
| Receiver  |  |        |                           | •            |              |                              |             |          |
| Supported I/O<br>Standards  | —  |        | 1.4-V PCMI                | _, 1.5-V PCM | L, 2.5-V PCI | ML, LVPEC                    | L, and LVDS | 3        |
| Data rate<br>(Standard PCS) <sup>(21)</sup>   | GX channels  | 600    | _                         | 8500         | 600          | _                            | 8500        | Mbps     |
| Data rate<br>(10G PCS) <sup>(21)</sup>  | GX channels  | 600    | _                         | 12,500       | 600          | _                            | 12,500      | Mbps     |
| Data rate   | GT channels  | 19,600 | —                         | 28,050       | 19,600       | —                            | 25,780      | Mbps     |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>   | GT channels  | _      | _                         | 1.2          | _            | _                            | 1.2         | V        |
| Absolute V <sub>MIN</sub> for a receiver pin  | GT channels  | -0.4   | _                         | _            | -0.4         |                              | _           | V        |
| Maximum peak-to-peak  | GT channels  | _      | —                         | 1.6          | —            | —                            | 1.6         | V        |
| differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>                                      | GX channels  |        |                           |              | (8)          |                              |             |          |
|   | GT channels  |        |                           |              |              |                              |             |          |
| Maximum peak-to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-p)<br>after device<br>configuration ( <sup>16</sup> ), ( <sup>20</sup> ) | V <sub>CCR_GTB</sub> =<br>1.05 V<br>(V <sub>ICM</sub> =<br>0.65 V) | —      | -                         | 2.2          | _            | _                            | 2.2         | V        |
| oomguration ( ), ( )  | GX channels  |        | •                         | •            | (8)          |                              |             |          |
| Minimum differential  | GT channels  | 200    | _                         |              | 200          |                              |             | mV       |
| eye opening at receiver<br>serial input pins <sup>(4)</sup> , <sup>(20)</sup>   | GX channels  |        |                           |              | (8)          |                              |             |          |

| Symbol/  | Conditions                            | 5   | Transceiver<br>Speed Grade |        |             | Transceiver<br>Speed Grade 3 |        |       |  |
|--|---------------------------------------|-----|----------------------------|--------|-------------|------------------------------|--------|-------|--|
| Description  |                                       | Min | Тур                        | Max    | Min         | Тур                          | Max    |       |  |
| Differential on-chip<br>termination resistors <sup>(7)</sup> | GT channels                           |     | 100                        | _      | _           | 100                          | _      | Ω     |  |
|  | 85- $\Omega$ setting                  | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%                  | _      | Ω     |  |
| Differential on-chip<br>termination resistors                | 100-Ω<br>setting                      | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%                 | _      | Ω     |  |
| for GX channels <sup>(19)</sup>                              | 120-Ω<br>setting                      | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%                 | _      | Ω     |  |
|  | 150-Ω<br>setting                      |     | 150<br>± 30%               | _      | _           | 150<br>± 30%                 | _      | Ω     |  |
| V <sub>ICM</sub> (AC coupled)                                | GT channels                           |     | 650                        |        | —           | 650                          | —      | mV    |  |
|  | VCCR_GXB =<br>0.85 V or<br>0.9 V      |     | 600                        | _      | _           | 600                          |        | mV    |  |
| VICM (AC and DC<br>coupled) for GX<br>Channels               | VCCR_GXB =<br>1.0 V full<br>bandwidth | _   | 700                        | _      | _           | 700                          | _      | mV    |  |
|  | VCCR_GXB =<br>1.0 V half<br>bandwidth |     | 750                        | _      | _           | 750                          | _      | mV    |  |
| t <sub>LTR</sub> <sup>(9)</sup>                              | —                                     | —   | —                          | 10     | —           | —                            | 10     | μs    |  |
| t <sub>LTD</sub> <sup>(10)</sup>                             |                                       | 4   |                            |        | 4           |                              |        | μs    |  |
| t <sub>LTD_manual</sub> <sup>(11)</sup>                      | —                                     | 4   | —                          | —      | 4           | —                            | _      | μs    |  |
| t <sub>LTR_LTD_manual</sub> <sup>(12)</sup>                  | _                                     | 15  |                            |        | 15          | —                            |        | μs    |  |
| Run Length   | GT channels                           | _   | —                          | 72     | —           | —                            | 72     | CID   |  |
| nun Lengin   | GX channels                           |     |                            |        | (8)         |                              |        |       |  |
| CDR PPM  | GT channels                           |     |                            | 1000   | _           | —                            | 1000   | ± PPM |  |
|  | GX channels                           |     |                            |        | (8)         |                              |        |       |  |
| Programmable   | GT channels                           | _   | _                          | 14     | —           | —                            | 14     | dB    |  |
| equalization<br>(AC Gain) <sup>(5)</sup>                     | GX channels                           |     |                            |        | (8)         |                              |        |       |  |
| Programmable   | GT channels                           | _   | —                          | 7.5    | —           | —                            | 7.5    | dB    |  |
| DC gain <sup>(6)</sup>                                       | GX channels                           |     |                            |        | (8)         |                              |        |       |  |
| Differential on-chip termination resistors <sup>(7)</sup>    | GT channels                           | _   | 100                        | _      | _           | 100                          | _      | Ω     |  |
| Transmitter  | ·1                                    |     |                            |        |             |                              |        |       |  |
| Supported I/O<br>Standards                                   | _                                     |     |                            | 1.4-V  | and 1.5-V F | PCML                         |        |       |  |
| Data rate<br>(Standard PCS)                                  | GX channels                           | 600 | _                          | 8500   | 600         | _                            | 8500   | Mbps  |  |
| Data rate<br>(10G PCS)                                       | GX channels                           | 600 |                            | 12,500 | 600         | _                            | 12,500 | Mbps  |  |

# Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)<sup>(1)</sup>

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) ( | Fransceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup> |
|---|--|
|---|--|

| Symbol/<br>Description                | Conditions |     | Transceiver<br>Speed Grade 2 |     | S   | Unit |     |    |
|---------------------------------------|------------|-----|------------------------------|-----|-----|------|-----|----|
| Description                           |            | Min | Тур                          | Max | Min | Тур  | Max |    |
| t <sub>pll_lock</sub> <sup>(14)</sup> | —          | —   | _                            | 10  | —   | —    | 10  | μs |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>1 TR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll\_powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin  $V_{ICM}$ ).
- (17) For ES devices, RREF is 2000  $\Omega \pm 1\%$ .
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Table 29 shows the  $V_{\text{OD}}$  settings for the GT channel.

| Table 29. | Typical Von Setting | g for GT Channel, T | <b>EX Termination = 100</b> $\Omega$ |
|-----------|---------------------|---------------------|--------------------------------------|
|-----------|---------------------|---------------------|--------------------------------------|

| Symbol  | V <sub>OD</sub> Setting | V <sub>op</sub> Value (mV) |
|---|-------------------------|----------------------------|
|   | 0                       | 0                          |
|   | 1                       | 200                        |
| $\mathbf{V}_{0D}$ differential peak to peak typical (1) | 2                       | 400                        |
| VOD unicicilitat peak to peak typical (*)               | 3                       | 600                        |
|   | 4                       | 800                        |
|   | 5                       | 1000                       |

#### Note:

(1) Refer to Figure 4.

# **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to  $85^{\circ}$ C) and the industrial junction temperature range (-40° to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol                   | Parameter  | Min | Тур | Max                | Unit |
|--------------------------|--|-----|-----|--------------------|------|
|                          | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)  | 5   | _   | 800 (1)            | MHz  |
| f <sub>IN</sub>          | Input clock frequency (C3, I3, I3L, and I3YY speed grades)   | 5   | _   | 800 (1)            | MHz  |
|                          | Input clock frequency (C4, I4 speed grades)  | 5   | _   | 650 <sup>(1)</sup> | MHz  |
| f <sub>INPFD</sub>       | Input frequency to the PFD   | 5   | —   | 325                | MHz  |
| f <sub>finpfd</sub>      | Fractional Input clock frequency to the PFD  | 50  | —   | 160                | MHz  |
|                          | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)  | 600 | _   | 1600               | MHz  |
| f <sub>VCO</sub>         | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)   | 600 | _   | 1600               | MHz  |
|                          | PLL VCO operating range (C4, I4 speed grades)  | 600 | —   | 1300               | MHz  |
| t <sub>einduty</sub>     | Input clock or external feedback clock input duty cycle  | 40  |     | 60                 | %    |
|                          | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | —   | _   | 717 <sup>(2)</sup> | MHz  |
| f <sub>out</sub>         | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | _   | _   | 650 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | _   | _   | 580 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | _   | _   | 800 (2)            | MHz  |
| f <sub>out_ext</sub>     | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | _   | _   | 667 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C4, I4 speed grades)                                      | _   | _   | 553 <sup>(2)</sup> | MHz  |
| t <sub>outduty</sub>     | Duty cycle for a dedicated external clock output (when set to <b>50%</b> )                               | 45  | 50  | 55                 | %    |
| t <sub>FCOMP</sub>       | External feedback clock compensation time  | _   | —   | 10                 | ns   |
| f <sub>dyconfigclk</sub> | Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>                      | _   | _   | 100                | MHz  |
| t <sub>LOCK</sub>        | Time required to lock from the end-of-device configuration or deassertion of areset                      | _   | _   | 1                  | ms   |
| t <sub>olock</sub>       | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _   | _   | 1                  | ms   |
|                          | PLL closed-loop low bandwidth  |     | 0.3 | —                  | MHz  |
| f <sub>CLBW</sub>        | PLL closed-loop medium bandwidth   | _   | 1.5 |                    | MHz  |
|                          | PLL closed-loop high bandwidth (7)   |     | 4   | —                  | MHz  |
| t <sub>PLL_PSERR</sub>   | Accuracy of PLL phase shift  |     |     | ±50                | ps   |
| t <sub>areset</sub>      | Minimum pulse width on the areset signal   | 10  | _   |                    | ns   |

|               |   | Resour | ces Used |     |            | Pe  | erforman | ce      |                     |     |      |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory        | Mode  | ALUTS  | Memory   | C1  | C2,<br>C2L | C3  | C4       | 12, 12L | 13,<br>13L,<br>13YY | 14  | Unit |
|               | Single-port, all<br>supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port with<br>the read-during-write<br>option set to <b>Old Data</b> ,<br>all supported widths | 0      | 1        | 525 | 525        | 455 | 400      | 525     | 455                 | 400 | MHz  |
| M20K<br>Block | Simple dual-port with ECC enabled, 512 × 32   | 0      | 1        | 450 | 450        | 400 | 350      | 450     | 400                 | 350 | MHz  |
|               | Simple dual-port with<br>ECC and optional<br>pipeline registers<br>enabled, 512 × 32                      | 0      | 1        | 600 | 600        | 500 | 450      | 600     | 500                 | 450 | MHz  |
|               | True dual port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | ROM, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |

## Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)

#### Notes to Table 33:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50**% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

(3) The F<sub>MAX</sub> specification is only achievable with Fitter options, MLAB Implementation In 16-Bit Deep Mode enabled.

# **Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

#### **Table 34. Internal Temperature Sensing Diode Specification**

| Temperature<br>Range | Accuracy | Offset<br>Calibrated<br>Option | Sampling Rate  | Conversion<br>Time | Resolution | Minimum<br>Resolution<br>with no<br>Missing Codes |
|----------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| –40°C to 100°C       | ±8°C     | No                             | 1 MHz, 500 KHz | < 100 ms           | 8 bits     | 8 bits  |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

| Description                              | Min   | Тур   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μA   |
| V <sub>bias,</sub> voltage across diode  | 0.3   | —     | 0.9   | V    |
| Series resistance                        |       | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 |      |

| Family                     | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E <sup>(1)</sup> | 5SEE9  | —       | 342,742,976                    | 700,888                                    |
|                            | 5SEEB  | _       | 342,742,976                    | 700,888                                    |

#### Table 47. Uncompressed .rbf Sizes for Stratix V Devices

#### Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.* 

Table 48 lists the minimum configuration time estimates for Stratix V devices.

| Variant | Member<br>Code | Active Serial <sup>(1)</sup> |            |                        | Fast Passive Parallel <sup>(2)</sup> |            |                        |
|---------|----------------|------------------------------|------------|------------------------|--------------------------------------|------------|------------------------|
|         |                | Width                        | DCLK (MHz) | Min Config<br>Time (s) | Width                                | DCLK (MHz) | Min Config<br>Time (s) |
|         | A3             | 4                            | 100        | 0.534                  | 32                                   | 100        | 0.067                  |
|         | AS             | 4                            | 100        | 0.344                  | 32                                   | 100        | 0.043                  |
|         | A4             | 4                            | 100        | 0.534                  | 32                                   | 100        | 0.067                  |
|         | A5             | 4                            | 100        | 0.675                  | 32                                   | 100        | 0.084                  |
|         | A7             | 4                            | 100        | 0.675                  | 32                                   | 100        | 0.084                  |
| GX      | A9             | 4                            | 100        | 0.857                  | 32                                   | 100        | 0.107                  |
|         | AB             | 4                            | 100        | 0.857                  | 32                                   | 100        | 0.107                  |
|         | B5             | 4                            | 100        | 0.676                  | 32                                   | 100        | 0.085                  |
|         | B6             | 4                            | 100        | 0.676                  | 32                                   | 100        | 0.085                  |
|         | B9             | 4                            | 100        | 0.857                  | 32                                   | 100        | 0.107                  |
|         | BB             | 4                            | 100        | 0.857                  | 32                                   | 100        | 0.107                  |
| ст      | C5             | 4                            | 100        | 0.675                  | 32                                   | 100        | 0.084                  |
| GT      | C7             | 4                            | 100        | 0.675                  | 32                                   | 100        | 0.084                  |

# **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

| Table 52. | DCLK Frequency | Specification in the <i>l</i> | AS Configuration Scheme | (1), (2) |
|-----------|----------------|-------------------------------|-------------------------|----------|
|-----------|----------------|-------------------------------|-------------------------|----------|

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |

#### Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





#### Notes to Figure 14:

- (1) If you are using AS  $\times 4$  mode, this signal represents the AS\_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

| Symbol          | Parameter                                   | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t <sub>CO</sub> | DCLK falling edge to AS_DATA0/ASDO output   | —       | 2       | ns    |
| t <sub>SU</sub> | Data setup time before falling edge on DCLK | 1.5     | _       | ns    |
| t <sub>H</sub>  | Data hold time after falling edge on DCLK   | 0       | _       | ns    |

# Table 60. Glossary (Part 2 of 4)

| Letter                | Subject                            | Definitions   |
|-----------------------|------------------------------------|---|
| G                     |                                    |   |
| Н                     | _                                  | _   |
| Ι                     |                                    |   |
| J                     | J<br>JTAG Timing<br>Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus).<br>JTAG Timing Specifications:<br>TMS |
| K<br>L<br>M<br>N<br>O | _                                  | _   |
| Ρ                     | PLL<br>Specifications              | Diagram of PLL Specifications (1)   |
| Q                     |                                    | _   |
|                       | 1                                  |   |

| Letter | Subject              | Definitions  |
|--------|----------------------|--|
|        | V <sub>CM(DC)</sub>  | DC common mode input voltage.  |
|        | V <sub>ICM</sub>     | Input common mode voltage—The common mode of the differential signal at the receiver.  |
|        | V <sub>ID</sub>      | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |
|        | V <sub>DIF(AC)</sub> | AC differential input voltage—Minimum AC input differential voltage required for switching.  |
|        | V <sub>DIF(DC)</sub> | DC differential input voltage— Minimum DC input differential voltage required for switching.   |
|        | V <sub>IH</sub>      | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.  |
|        | V <sub>IH(AC)</sub>  | High-level AC input voltage  |
|        | V <sub>IH(DC)</sub>  | High-level DC input voltage  |
| V      | V <sub>IL</sub>      | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.  |
|        | V <sub>IL(AC)</sub>  | Low-level AC input voltage   |
|        | V <sub>IL(DC)</sub>  | Low-level DC input voltage   |
|        | V <sub>OCM</sub>     | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
|        | V <sub>OD</sub>      | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
|        | V <sub>SWING</sub>   | Differential input voltage   |
|        | V <sub>X</sub>       | Input differential cross point voltage   |
|        | V <sub>OX</sub>      | Output differential cross point voltage  |
| W      | W                    | High-speed I/O block—clock boost factor  |
| X      |                      |  |
| Y      | _                    | _  |
| Z      |                      |  |

## Table 60. Glossary (Part 4 of 4)

Table 61. Document Revision History (Part 3 of 3)

| Date Version     |     | Changes   |  |  |
|------------------|-----|---|--|--|
|                  |     | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60   |  |  |
| May 2013         | 2.7 | ■ Added Table 24, Table 48  |  |  |
|                  |     | <ul> <li>Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>   |  |  |
| February 2013    | 2.6 | <ul> <li>Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35,<br/>Table 46</li> </ul>  |  |  |
|                  |     | <ul> <li>Updated "Maximum Allowed Overshoot and Undershoot Voltage"</li> </ul>  |  |  |
|                  |     | <ul> <li>Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27,<br/>Table 30, Table 32, Table 35</li> </ul>  |  |  |
|                  |     | Added Table 33  |  |  |
|                  |     | <ul> <li>Added "Fast Passive Parallel Configuration Timing"</li> </ul>  |  |  |
| December 0010    | 0.5 | <ul> <li>Added "Active Serial Configuration Timing"</li> </ul>  |  |  |
| December 2012    | 2.5 | <ul> <li>Added "Passive Serial Configuration Timing"</li> </ul>   |  |  |
|                  |     | <ul> <li>Added "Remote System Upgrades"</li> </ul>  |  |  |
|                  |     | <ul> <li>Added "User Watchdog Internal Circuitry Timing Specification"</li> </ul>   |  |  |
|                  |     | <ul> <li>Added "Initialization"</li> </ul>  |  |  |
|                  |     | <ul> <li>Added "Raw Binary File Size"</li> </ul>  |  |  |
|                  |     | <ul> <li>Added Figure 1, Figure 2, and Figure 3.</li> </ul>   |  |  |
| June 2012        | 2.4 | <ul> <li>Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> </ul> |  |  |
|                  |     | <ul> <li>Various edits throughout to fix bugs.</li> </ul>   |  |  |
|                  |     | <ul> <li>Changed title of document to Stratix V Device Datasheet.</li> </ul>  |  |  |
|                  |     | <ul> <li>Removed document from the Stratix V handbook and made it a separate document.</li> </ul>   |  |  |
| February 2012    | 2.3 | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.   |  |  |
| December 2011    | 2.2 | ■ Added Table 2–31.   |  |  |
|                  | 2.2 | ■ Updated Table 2–28 and Table 2–34.  |  |  |
| Neurometren 0011 | 0.1 | <ul> <li>Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about<br/>Stratix V GT devices.</li> </ul>   |  |  |
| November 2011    | 2.1 | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.   |  |  |
|                  |     | <ul> <li>Various edits throughout to fix SPRs.</li> </ul>   |  |  |
|                  |     | <ul> <li>Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and<br/>Table 2–24.</li> </ul>  |  |  |
| May 2011         | 2.0 | <ul> <li>Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.</li> </ul>   |  |  |
|                  |     | <ul> <li>Chapter moved to Volume 1.</li> </ul>  |  |  |
|                  |     | <ul> <li>Minor text edits.</li> </ul>   |  |  |
|                  |     | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.   |  |  |
| December 2010    | 1.1 | <ul> <li>Converted chapter to the new template.</li> </ul>  |  |  |
|                  |     | <ul> <li>Minor text edits.</li> </ul>   |  |  |
| July 2010        | 1.0 | Initial release.  |  |  |