



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 225400  |
| Number of Logic Elements/Cells | 597000  |
| Total RAM Bits                 | 53248000  |
| Number of I/O                  | 432   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1517-FBGA (40x40)   |
| Supplier Device Package        | 1517-FBGA (40x40)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxmb6r3f40i3ln">https://www.e-xfl.com/product-detail/intel/5sgxmb6r3f40i3ln</a> |

**Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering <sup>(1), (2), (3)</sup> (Part 2 of 2)**

| Transceiver Speed Grade  | Core Speed Grade |         |     |     |         |         |                    |     |
|--------------------------|------------------|---------|-----|-----|---------|---------|--------------------|-----|
|                          | C1               | C2, C2L | C3  | C4  | I2, I2L | I3, I3L | I3YY               | I4  |
| 3<br>GX channel—8.5 Gbps | —                | Yes     | Yes | Yes | —       | Yes     | Yes <sup>(4)</sup> | Yes |

**Notes to Table 1:**

- (1) C = Commercial temperature grade; I = Industrial temperature grade.  
 (2) Lower number refers to faster speed grade.  
 (3) C2L, I2L, and I3L speed grades are for low-power devices.  
 (4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices.

**Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering <sup>(1), (2)</sup>**

| Transceiver Speed Grade                            | Core Speed Grade |     |     |     |
|--|------------------|-----|-----|-----|
|  | C1               | C2  | I2  | I3  |
| 2<br>GX channel—12.5 Gbps<br>GT channel—28.05 Gbps | Yes              | Yes | —   | —   |
| 3<br>GX channel—12.5 Gbps<br>GT channel—25.78 Gbps | Yes              | Yes | Yes | Yes |

**Notes to Table 2:**

- (1) C = Commercial temperature grade; I = Industrial temperature grade.  
 (2) Lower number refers to faster speed grade.

**Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

**Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 1 of 2)**

| Symbol              | Description  | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V <sub>CC</sub>     | Power supply for core voltage and periphery circuitry                  | −0.5    | 1.35    | V    |
| V <sub>CCPT</sub>   | Power supply for programmable power technology                         | −0.5    | 1.8     | V    |
| V <sub>CCPGM</sub>  | Power supply for configuration pins                                    | −0.5    | 3.9     | V    |
| V <sub>CC_AUX</sub> | Auxiliary supply for the programmable power technology                 | −0.5    | 3.4     | V    |
| V <sub>CCBAT</sub>  | Battery back-up power supply for design security volatile key register | −0.5    | 3.9     | V    |
| V <sub>CCPD</sub>   | I/O pre-driver power supply  | −0.5    | 3.9     | V    |
| V <sub>CCIO</sub>   | I/O power supply   | −0.5    | 3.9     | V    |

**Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 2 of 2)**

| Symbol                | Description                    | Minimum | Maximum | Unit |
|-----------------------|--------------------------------|---------|---------|------|
| V <sub>CCD_FPLL</sub> | PLL digital power supply       | −0.5    | 1.8     | V    |
| V <sub>CCA_FPLL</sub> | PLL analog power supply        | −0.5    | 3.4     | V    |
| V <sub>I</sub>        | DC input voltage               | −0.5    | 3.8     | V    |
| T <sub>J</sub>        | Operating junction temperature | −55     | 125     | °C   |
| T <sub>STG</sub>      | Storage temperature (No bias)  | −65     | 150     | °C   |
| I <sub>OUT</sub>      | DC output current per pin      | −25     | 40      | mA   |

Table 4 lists the absolute conditions for the transceiver power supply for Stratix V GX, GS, and GT devices.

**Table 4. Transceiver Power Supply Absolute Conditions for Stratix V GX, GS, and GT Devices**

| Symbol                | Description  | Devices    | Minimum | Maximum | Unit |
|-----------------------|--|------------|---------|---------|------|
| V <sub>CCA_GXBL</sub> | Transceiver channel PLL power supply (left side)             | GX, GS, GT | −0.5    | 3.75    | V    |
| V <sub>CCA_GXBR</sub> | Transceiver channel PLL power supply (right side)            | GX, GS     | −0.5    | 3.75    | V    |
| V <sub>CCA_GTBR</sub> | Transceiver channel PLL power supply (right side)            | GT         | −0.5    | 3.75    | V    |
| V <sub>CCHIP_L</sub>  | Transceiver hard IP power supply (left side)                 | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCHIP_R</sub>  | Transceiver hard IP power supply (right side)                | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCHSSI_L</sub> | Transceiver PCS power supply (left side)                     | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCHSSI_R</sub> | Transceiver PCS power supply (right side)                    | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCR_GXBL</sub> | Receiver analog power supply (left side)                     | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | −0.5    | 1.35    | V    |
| V <sub>CCT_GXBL</sub> | Transmitter analog power supply (left side)                  | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCT_GXBR</sub> | Transmitter analog power supply (right side)                 | GX, GS, GT | −0.5    | 1.35    | V    |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | −0.5    | 1.35    | V    |
| V <sub>CCL_GTBR</sub> | Transmitter clock network power supply (right side)          | GT         | −0.5    | 1.35    | V    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | −0.5    | 1.8     | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | −0.5    | 1.8     | V    |

#### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 5 and undershoot to −2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions**

| Symbol     | Description      | Condition (V) | Overshoot Duration as %<br>@ $T_J = 100^{\circ}\text{C}$ | Unit |
|------------|------------------|---------------|--|------|
| $V_i$ (AC) | AC input voltage | 3.8           | 100  | %    |
|            |                  | 3.85          | 64   | %    |
|            |                  | 3.9           | 36   | %    |
|            |                  | 3.95          | 21   | %    |
|            |                  | 4             | 12   | %    |
|            |                  | 4.05          | 7  | %    |
|            |                  | 4.1           | 4  | %    |
|            |                  | 4.15          | 2  | %    |
|            |                  | 4.2           | 1  | %    |

**Figure 1. Stratix V Device Overshoot Duration**




Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements**

| Conditions  | Core Speed Grade                  | VCCR_GXB & VCCT_GXB <sup>(2)</sup> | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true:<br><ul style="list-style-type: none"> <li>■ Data rate &gt; 10.3 Gbps.</li> <li>■ DFE is used.</li> </ul>  | All                               | 1.05                               | 3.0      | 1.5      | V    |
| If ANY of the following conditions are true <sup>(1)</sup> :<br><ul style="list-style-type: none"> <li>■ ATX PLL is used.</li> <li>■ Data rate &gt; 6.5Gbps.</li> <li>■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.</li> </ul> | All                               | 1.0                                |          |          |      |
| If ALL of the following conditions are true:<br><ul style="list-style-type: none"> <li>■ ATX PLL is not used.</li> <li>■ Data rate ≤ 6.5Gbps.</li> <li>■ DFE, AEQ, and EyeQ are not used.</li> </ul>  | C1, C2, I2, and I3YY              | 0.90                               | 2.5      |          |      |
|   | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85                               | 2.5      |          |      |

**Notes to Table 8:**

- (1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.
- (2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

## DC Characteristics

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

### Supply Current

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

**Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)**

| Symbol               | Description  | Conditions                        | Resistance Tolerance |        |              |        | Unit |
|----------------------|--|-----------------------------------|----------------------|--------|--------------|--------|------|
|                      |  |                                   | C1                   | C2, I2 | C3, I3, I3YY | C4, I4 |      |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50-Ω setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30    | ±40          | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50-Ω setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35    | ±50          | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)              | V <sub>CCPD</sub> = 2.5 V         | ±25                  | ±25    | ±25          | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

**Equation 1. OCT Variation Without Recalibration for Stratix V Devices <sup>(1), (2), (3), (4), (5), (6)</sup>**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1:**

- (1) The R<sub>OCT</sub> value shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V<sub>CCIO</sub> at power-up.
- (5) dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- (6) dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

**Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) <sup>(1)</sup>**

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit   |
|--------|--|-----------------------|---------|--------|
| dR/dV  | OCT variation with voltage without recalibration | 3.0                   | 0.0297  | % / mV |
|        |  | 2.5                   | 0.0344  |        |
|        |  | 1.8                   | 0.0499  |        |
|        |  | 1.5                   | 0.0744  |        |
|        |  | 1.2                   | 0.1241  |        |

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)**

| I/O Standard        | V <sub>CCIO</sub> (V) |     |      | V <sub>DIF(DC)</sub> (V) |                         | V <sub>X(AC)</sub> (V)       |                           |                              | V <sub>CM(DC)</sub> (V)   |                           |                           | V <sub>DIF(AC)</sub> (V) |                          |
|---------------------|-----------------------|-----|------|--------------------------|-------------------------|------------------------------|---------------------------|------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|--------------------------|
|                     | Min                   | Typ | Max  | Min                      | Max                     | Min                          | Typ                       | Max                          | Min                       | Typ                       | Max                       | Min                      | Max                      |
| HSTL-12 Class I, II | 1.14                  | 1.2 | 1.26 | 0.16                     | V <sub>CCIO</sub> + 0.3 | —                            | 0.5*<br>V <sub>CCIO</sub> | —                            | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3                      | V <sub>CCIO</sub> + 0.48 |
| HSUL-12             | 1.14                  | 1.2 | 1.3  | 0.26                     | 0.26                    | 0.5*V <sub>CCIO</sub> – 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCIO</sub> + 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44                     | 0.44                     |

**Table 22. Differential I/O Standard Specifications for Stratix V Devices <sup>(7)</sup>**

| I/O Standard                   | V <sub>CCIO</sub> (V) <sup>(10)</sup>  |     |       | V <sub>ID</sub> (mV) <sup>(8)</sup> |                          |     | V <sub>ICM(DC)</sub> (V) |                             |       | V <sub>OD</sub> (V) <sup>(6)</sup> |     |     | V <sub>OCM</sub> (V) <sup>(6)</sup> |      |       |
|--------------------------------|--|-----|-------|-------------------------------------|--------------------------|-----|--------------------------|-----------------------------|-------|------------------------------------|-----|-----|-------------------------------------|------|-------|
|                                | Min  | Typ | Max   | Min                                 | Condition                | Max | Min                      | Condition                   | Max   | Min                                | Typ | Max | Min                                 | Typ  | Max   |
| PCML                           | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |     |       |                                     |                          |     |                          |                             |       |                                    |     |     |                                     |      |       |
| 2.5 V LVDS <sup>(1)</sup>      | 2.375  | 2.5 | 2.625 | 100                                 | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | D <sub>MAX</sub> ≤ 700 Mbps | 1.8   | 0.247                              | —   | 0.6 | 1.125                               | 1.25 | 1.375 |
|                                |  |     |       |                                     |                          | —   | 1.05                     | D <sub>MAX</sub> > 700 Mbps | 1.55  | 0.247                              | —   | 0.6 | 1.125                               | 1.25 | 1.375 |
| BLVDS <sup>(5)</sup>           | 2.375  | 2.5 | 2.625 | 100                                 | —                        | —   | —                        | —                           | —     | —                                  | —   | —   | —                                   | —    | —     |
| RSDS (HIO) <sup>(2)</sup>      | 2.375  | 2.5 | 2.625 | 100                                 | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | —                           | 1.4   | 0.1                                | 0.2 | 0.6 | 0.5                                 | 1.2  | 1.4   |
| Mini-LVDS (HIO) <sup>(3)</sup> | 2.375  | 2.5 | 2.625 | 200                                 | —                        | 600 | 0.4                      | —                           | 1.325 | 0.25                               | —   | 0.6 | 1                                   | 1.2  | 1.4   |
| LVPECL <sup>(4), (9)</sup>     | —  | —   | —     | 300                                 | —                        | —   | 0.6                      | D <sub>MAX</sub> ≤ 700 Mbps | 1.8   | —                                  | —   | —   | —                                   | —    | —     |
|                                | —  | —   | —     | 300                                 | —                        | —   | 1                        | D <sub>MAX</sub> > 700 Mbps | 1.6   | —                                  | —   | —   | —                                   | —    | —     |

**Notes to Table 22:**

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. They depend on the system topology.
- (6) RL range: 90 ≤ RL ≤ 110 Ω.
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 18.
- (8) The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

## Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus® II PowerPlay Power Analyzer feature.

-  You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
-  For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.



## Switching Characteristics

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as “Preliminary.”
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

### Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 1 of 7)**

| Symbol/<br>Description   | Conditions  | Transceiver Speed<br>Grade 1  |     |     | Transceiver Speed<br>Grade 2 |     |     | Transceiver Speed<br>Grade 3 |     |     | Unit |
|--|---|---|-----|-----|------------------------------|-----|-----|------------------------------|-----|-----|------|
|  |   | Min   | Typ | Max | Min                          | Typ | Max | Min                          | Typ | Max |      |
| Reference Clock  |   |   |     |     |                              |     |     |                              |     |     |      |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL |     |     |                              |     |     |                              |     |     |      |
|  | RX reference<br>clock pin   | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                                |     |     |                              |     |     |                              |     |     |      |
| Input Reference<br>Clock Frequency<br>(CMU PLL) <sup>(8)</sup> | —   | 40  | —   | 710 | 40                           | —   | 710 | 40                           | —   | 710 | MHz  |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | —   | 100   | —   | 710 | 100                          | —   | 710 | 100                          | —   | 710 | MHz  |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | —   | —   | 400 | —                            | —   | 400 | —                            | —   | 400 | ps   |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | —   | —   | 400 | —                            | —   | 400 | —                            | —   | 400 |      |
| Duty cycle   | —   | 45  | —   | 55  | 45                           | —   | 55  | 45                           | —   | 55  | %    |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe®)   | 30  | —   | 33  | 30                           | —   | 33  | 30                           | —   | 33  | kHz  |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)**

| Symbol/<br>Description   | Conditions   | Transceiver Speed<br>Grade 1     |                   |      | Transceiver Speed<br>Grade 2     |                   |      | Transceiver Speed<br>Grade 3     |                       |      | Unit        |
|--|--|----------------------------------|-------------------|------|----------------------------------|-------------------|------|----------------------------------|-----------------------|------|-------------|
|  |  | Min                              | Typ               | Max  | Min                              | Typ               | Max  | Min                              | Typ                   | Max  |             |
| Spread-spectrum<br>downspread                                      | PCIe   | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5          | —    | %           |
| On-chip<br>termination<br>resistors <sup>(21)</sup>                | —  | —                                | 100               | —    | —                                | 100               | —    | —                                | 100                   | —    | $\Omega$    |
| Absolute $V_{MAX}$ <sup>(5)</sup>                                  | Dedicated<br>reference<br>clock pin                    | —                                | —                 | 1.6  | —                                | —                 | 1.6  | —                                | —                     | 1.6  | V           |
|  | RX reference<br>clock pin                              | —                                | —                 | 1.2  | —                                | —                 | 1.2  | —                                | —                     | 1.2  |             |
| Absolute $V_{MIN}$   | —  | -0.4                             | —                 | —    | -0.4                             | —                 | —    | -0.4                             | —                     | —    | V           |
| Peak-to-peak<br>differential input<br>voltage                      | —  | 200                              | —                 | 1600 | 200                              | —                 | 1600 | 200                              | —                     | 1600 | mV          |
| $V_{ICM}$ (AC<br>coupled) <sup>(3)</sup>                           | Dedicated<br>reference<br>clock pin                    | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                       |      | mV          |
|  | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                       |      | V           |
| $V_{ICM}$ (DC coupled)   | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250                              | —                 | 550  | 250                              | —                 | 550  | 250                              | —                     | 550  | mV          |
| Transmitter<br>REFCLK Phase<br>Noise<br>(622 MHz) <sup>(20)</sup>  | 100 Hz   | —                                | —                 | -70  | —                                | —                 | -70  | —                                | —                     | -70  | dBc/Hz      |
|  | 1 kHz  | —                                | —                 | -90  | —                                | —                 | -90  | —                                | —                     | -90  | dBc/Hz      |
|  | 10 kHz   | —                                | —                 | -100 | —                                | —                 | -100 | —                                | —                     | -100 | dBc/Hz      |
|  | 100 kHz  | —                                | —                 | -110 | —                                | —                 | -110 | —                                | —                     | -110 | dBc/Hz      |
|  | $\geq 1$ MHz   | —                                | —                 | -120 | —                                | —                 | -120 | —                                | —                     | -120 | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) <sup>(17)</sup> | 10 kHz to<br>1.5 MHz<br>(PCIe)                         | —                                | —                 | 3    | —                                | —                 | 3    | —                                | —                     | 3    | ps<br>(rms) |
| $R_{REF}$ <sup>(19)</sup>  | —  | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 180<br>0<br>$\pm 1\%$ | —    | $\Omega$    |
| <b>Transceiver Clocks</b>  |  |                                  |                   |      |                                  |                   |      |                                  |                       |      |             |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                             | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125      | —    | MHz         |

Table 26 shows the approximate maximum data rate using the 10G PCS.

**Table 26. Stratix V 10G PCS Approximate Maximum Data Rate <sup>(1)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 64           | 40    | 40    | 40   | 32       | 32    |
|---------------------|-------------------------|---------------------------------------|--------------|-------|-------|------|----------|-------|
|                     |                         | PCS Width                             | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |
| FIFO or Register    | 1                       | C1, C2, C2L, I2, I2L core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |
|                     |                         | C3, I3, I3L core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5 Gbps     |       |       |      |          |       |
|                     |                         | C3, I3, I3L core speed grade          |              |       |       |      |          |       |
|                     |                         | C4, I4 core speed grade               |              |       |       |      |          |       |
|                     |                         | I3YY core speed grade                 | 10.3125 Gbps |       |       |      |          |       |

**Notes to Table 26:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) <sup>(1)</sup>**

| Symbol/<br>Description   | Conditions   | Transceiver<br>Speed Grade 2   |           |      | Transceiver<br>Speed Grade 3 |           |      | Unit |
|--|--|--|-----------|------|------------------------------|-----------|------|------|
|  |  | Min  | Typ       | Max  | Min                          | Typ       | Max  |      |
| Reference Clock  |  |  |           |      |                              |           |      |      |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                    | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS,<br>and HCSL |           |      |                              |           |      |      |
|  | RX reference<br>clock pin                              | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                                   |           |      |                              |           |      |      |
| Input Reference Clock<br>Frequency (CMU<br>PLL) <sup>(6)</sup> | —  | 40   | —         | 710  | 40                           | —         | 710  | MHz  |
| Input Reference Clock<br>Frequency (ATX PLL) <sup>(6)</sup>    | —  | 100  | —         | 710  | 100                          | —         | 710  | MHz  |
| Rise time  | 20% to 80%   | —  | —         | 400  | —                            | —         | 400  | ps   |
| Fall time  | 80% to 20%   | —  | —         | 400  | —                            | —         | 400  |      |
| Duty cycle   | —  | 45   | —         | 55   | 45                           | —         | 55   | %    |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express<br>(PCIe)                                  | 30   | —         | 33   | 30                           | —         | 33   | kHz  |
| Spread-spectrum<br>downspread                                  | PCIe   | —  | 0 to −0.5 | —    | —                            | 0 to −0.5 | —    | %    |
| On-chip termination<br>resistors <sup>(19)</sup>               | —  | —  | 100       | —    | —                            | 100       | —    | Ω    |
| Absolute V <sub>MAX</sub> <sup>(3)</sup>                       | Dedicated<br>reference<br>clock pin                    | —  | —         | 1.6  | —                            | —         | 1.6  | V    |
|  | RX reference<br>clock pin                              | —  | —         | 1.2  | —                            | —         | 1.2  |      |
| Absolute V <sub>MIN</sub>                                      | —  | -0.4   | —         | —    | -0.4                         | —         | —    | V    |
| Peak-to-peak<br>differential input<br>voltage                  | —  | 200  | —         | 1600 | 200                          | —         | 1600 | mV   |
| V <sub>ICM</sub> (AC coupled)                                  | Dedicated<br>reference<br>clock pin                    | 1050/1000 <sup>(2)</sup>   |           |      | 1050/1000 <sup>(2)</sup>     |           |      | mV   |
|  | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(22)</sup>   |           |      | 1.0/0.9/0.85 <sup>(22)</sup> |           |      | V    |
| V <sub>ICM</sub> (DC coupled)                                  | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250  | —         | 550  | 250                          | —         | 550  | mV   |

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup>**

| Symbol/<br>Description          | Conditions | Transceiver<br>Speed Grade 2 |     |     | Transceiver<br>Speed Grade 3 |     |     | Unit |
|---------------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|
|                                 |            | Min                          | Typ | Max | Min                          | Typ | Max |      |
| $t_{pll\_lock}$ <sup>(14)</sup> | —          | —                            | —   | 10  | —                            | —   | 10  | μs   |

**Notes to Table 28:**

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9)  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10)  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedtodata$  signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the  $rx\_is\_lockedtodata$  signal goes high when the CDR is functioning in the manual mode.
- (12)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the  $rx\_is\_lockedtoref$  signal goes high when the CDR is functioning in the manual mode.
- (13)  $tp11\_powerdown$  is the PLL powerdown minimum pulse width.
- (14)  $tp11\_lock$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to  $4 \times (\text{absolute } V_{MAX} \text{ for receiver pin} - V_{ICM})$ .
- (17) For ES devices, RREF is 2000 Ω ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Memory     | Mode   | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|------------|--|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|            |  | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| M20K Block | Single-port, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths | 0              | 1      | 525         | 525     | 455 | 400 | 525     | 455           | 400 | MHz  |
|            | Simple dual-port with ECC enabled, 512 × 32  | 0              | 1      | 450         | 450     | 400 | 350 | 450     | 400           | 350 | MHz  |
|            | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                      | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |
|            | True dual port, all supported widths   | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | ROM, all supported widths  | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |

**Notes to Table 33:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $F_{MAX}$ .
- (3) The  $F_{MAX}$  specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

**Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification**

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate  | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|--|
| –40°C to 100°C    | ±8°C     | No                       | 1 MHz, 500 KHz | < 100 ms        | 8 bits     | 8 bits                                   |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

**Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices**

| Description                       | Min   | Typ   | Max   | Unit |
|-----------------------------------|-------|-------|-------|------|
| $I_{bias}$ , diode source current | 8     | —     | 200   | μA   |
| $V_{bias}$ , voltage across diode | 0.3   | —     | 0.9   | V    |
| Series resistance                 | —     | —     | < 1   | Ω    |
| Diode ideality factor             | 1.006 | 1.008 | 1.010 | —    |

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

**Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled**



Table 37 lists the DPA lock time specifications for Stratix V devices.

**Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only <sup>(1), (2), (3)</sup>**

| Standard           | Training Pattern     | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions <sup>(4)</sup> | Maximum              |
|--------------------|----------------------|--|---|----------------------|
| SPI-4              | 00000000001111111111 | 2  | 128   | 640 data transitions |
| Parallel Rapid I/O | 00001111             | 2  | 128   | 640 data transitions |
|                    | 10010000             | 4  | 64  | 640 data transitions |
| Miscellaneous      | 10101010             | 8  | 32  | 640 data transitions |
|                    | 01010101             | 8  | 32  | 640 data transitions |

**Notes to Table 37:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the LVDS soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq 1.25$  Gbps. Table 38 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq 1.25$  Gbps.

**Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $\geq 1.25$  Gbps**



**Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq 1.25$  Gbps**

| Jitter Frequency (Hz) |            | Sinusoidal Jitter (UI) |
|-----------------------|------------|------------------------|
| F1                    | 10,000     | 25.000                 |
| F2                    | 17,565     | 25.000                 |
| F3                    | 1,493,000  | 0.350                  |
| F4                    | 50,000,000 | 0.350                  |

Figure 9 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $< 1.25$  Gbps.

**Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $< 1.25$  Gbps**

### DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

**Table 39. DLL Range Specifications for Stratix V Devices <sup>(1)</sup>**

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

**Note to Table 39:**

- (1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

**Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices <sup>(1), (2)</sup> (Part 1 of 2)**

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |



**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices <sup>(1)</sup>, (Part 2 of 2) <sup>(2)</sup>, <sup>(3)</sup>**

| Clock Network | Parameter                    | Symbol          | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L, I3YY |     | C4,I4 |     | Unit |
|---------------|------------------------------|-----------------|-------|------|------------------|------|-------------------|-----|-------|-----|------|
|               |                              |                 | Min   | Max  | Min              | Max  | Min               | Max | Min   | Max |      |
| PHY Clock     | Clock period jitter          | $t_{JIT(per)}$  | -25   | 25   | -25              | 25   | -30               | 30  | -35   | 35  | ps   |
|               | Cycle-to-cycle period jitter | $t_{JIT(cc)}$   | -50   | 50   | -50              | 50   | -60               | 60  | -70   | 70  | ps   |
|               | Duty cycle jitter            | $t_{JIT(duty)}$ | -37.5 | 37.5 | -37.5            | 37.5 | -45               | 45  | -56   | 56  | ps   |

**Notes to Table 42:**

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.


**OCT Calibration Block Specifications**

Table 43 lists the OCT calibration block specifications for Stratix V devices.

**Table 43. OCT Calibration Block Specifications for Stratix V Devices**

| Symbol         | Description   | Min | Typ  | Max | Unit   |
|----------------|---|-----|------|-----|--------|
| OCTUSRCLK      | Clock required by the OCT calibration blocks  | —   | —    | 20  | MHz    |
| $T_{OCTCAL}$   | Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration   | —   | 1000 | —   | Cycles |
| $T_{OCTSHIFT}$ | Number of OCTUSRCLK clock cycles required for the OCT code to shift out   | —   | 32   | —   | Cycles |
| $T_{RS\_RT}$   | Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | —   | 2.5  | —   | ns     |

Figure 10 shows the timing diagram for the `oe` and `dyn_term_ctrl` signals.

**Figure 10. Timing Diagram for `oe` and `dyn_term_ctrl` Signals**

## Duty Cycle Distortion (DCD) Specifications

Table 44 lists the worst-case DCD for Stratix V devices.

**Table 44. Worst-Case DCD on Stratix V I/O Pins <sup>(1)</sup>**

| Symbol            | C1  |     | C2, C2L, I2, I2L |     | C3, I3, I3L, I3YY |     | C4, I4 |     | Unit |
|-------------------|-----|-----|------------------|-----|-------------------|-----|--------|-----|------|
|                   | Min | Max | Min              | Max | Min               | Max | Min    | Max |      |
| Output Duty Cycle | 45  | 55  | 45               | 55  | 45                | 55  | 45     | 55  | %    |

**Note to Table 44:**

(1) The DCD numbers do not cover the core clock network.

## Configuration Specification

### POR Delay Specification

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

**Table 45. Fast and Standard POR Delay Specification <sup>(1)</sup>**

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

**Note to Table 45:**

(1) You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

### JTAG Configuration Specifications

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

**Table 46. JTAG Timing Parameters and Values for Stratix V Devices**

| Symbol                  | Description                        | Min | Max | Unit |
|-------------------------|------------------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period <sup>(2)</sup>    | 30  | —   | ns   |
| t <sub>JCP</sub>        | TCK clock period <sup>(2)</sup>    | 167 | —   | ns   |
| t <sub>JCH</sub>        | TCK clock high time <sup>(2)</sup> | 14  | —   | ns   |
| t <sub>JCL</sub>        | TCK clock low time <sup>(2)</sup>  | 14  | —   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time           | 2   | —   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time           | 3   | —   | ns   |

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [ ] ratio is more than 1.

**Table 51. FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[ ] Ratio is >1 <sup>(1)</sup>**

| Symbol                     | Parameter   | Minimum   | Maximum              | Units   |
|----------------------------|---|---|----------------------|---------|
| $t_{CF2CD}$                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns      |
| $t_{CF2ST0}$               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns      |
| $t_{CFG}$                  | nCONFIG low pulse width                           | 2   | —                    | $\mu$ s |
| $t_{STATUS}$               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(2)</sup> | $\mu$ s |
| $t_{CF2ST1}$               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | $\mu$ s |
| $t_{CF2CK}$ <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | —                    | $\mu$ s |
| $t_{ST2CK}$ <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | $\mu$ s |
| $t_{DSU}$                  | DATA [ ] setup time before rising edge on DCLK    | 5.5   | —                    | ns      |
| $t_{DH}$                   | DATA [ ] hold time after rising edge on DCLK      | $N-1/f_{DCLK}$ <sup>(5)</sup>                                   | —                    | s       |
| $t_{CH}$                   | DCLK high time                                    | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CL}$                   | DCLK low time                                     | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CLK}$                  | DCLK period                                       | $1/f_{MAX}$   | —                    | s       |
| $f_{MAX}$                  | DCLK frequency (FPP $\times 8/\times 16$ )        | —   | 125                  | MHz     |
|                            | DCLK frequency (FPP $\times 32$ )                 | —   | 100                  | MHz     |
| $t_R$                      | Input rise time                                   | —   | 40                   | ns      |
| $t_F$                      | Input fall time                                   | —   | 40                   | ns      |
| $t_{CD2UM}$                | CONF_DONE high to user mode <sup>(3)</sup>        | 175   | 437                  | $\mu$ s |
| $t_{CD2CU}$                | CONF_DONE high to CLKUSR enabled                  | $4 \times$ maximum DCLK period                                  | —                    | —       |
| $t_{CD2UMC}$               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ <sup>(4)</sup> | —                    | —       |

**Notes to Table 51:**

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (5) N is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.
- (6) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

**Table 53. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Symbol       | Parameter   | Minimum  | Maximum | Units |
|--------------|---|--|---------|-------|
| $t_{CD2UM}$  | CONF_DONE high to user mode <sup>(3)</sup>        | 175  | 437     | μs    |
| $t_{CD2CU}$  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                          | —       | —     |
| $t_{CD2UMC}$ | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ | —       | —     |

**Notes to Table 53:**

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (2)  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

**Figure 15. PS Configuration Timing Waveform <sup>(1)</sup>****Notes to Figure 15:**

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF\_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

**Table 61. Document Revision History (Part 3 of 3)**

| Date          | Version | Changes  |
|---------------|---------|--|
| May 2013      | 2.7     | <ul style="list-style-type: none"> <li>■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60</li> <li>■ Added Table 24, Table 48</li> <li>■ Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>   |
| February 2013 | 2.6     | <ul style="list-style-type: none"> <li>■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46</li> <li>■ Updated “Maximum Allowed Overshoot and Undershoot Voltage”</li> </ul>   |
| December 2012 | 2.5     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35</li> <li>■ Added Table 33</li> <li>■ Added “Fast Passive Parallel Configuration Timing”</li> <li>■ Added “Active Serial Configuration Timing”</li> <li>■ Added “Passive Serial Configuration Timing”</li> <li>■ Added “Remote System Upgrades”</li> <li>■ Added “User Watchdog Internal Circuitry Timing Specification”</li> <li>■ Added “Initialization”</li> <li>■ Added “Raw Binary File Size”</li> </ul> |
| June 2012     | 2.4     | <ul style="list-style-type: none"> <li>■ Added Figure 1, Figure 2, and Figure 3.</li> <li>■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> <li>■ Various edits throughout to fix bugs.</li> <li>■ Changed title of document to <i>Stratix V Device Datasheet</i>.</li> <li>■ Removed document from the Stratix V handbook and made it a separate document.</li> </ul>                            |
| February 2012 | 2.3     | <ul style="list-style-type: none"> <li>■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.</li> </ul>  |
| December 2011 | 2.2     | <ul style="list-style-type: none"> <li>■ Added Table 2–31.</li> <li>■ Updated Table 2–28 and Table 2–34.</li> </ul>  |
| November 2011 | 2.1     | <ul style="list-style-type: none"> <li>■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.</li> <li>■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> <li>■ Various edits throughout to fix SPRs.</li> </ul>  |
| May 2011      | 2.0     | <ul style="list-style-type: none"> <li>■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.</li> <li>■ Updated the “DQ Logic Block and Memory Output Clock Jitter Specifications” title.</li> <li>■ Chapter moved to Volume 1.</li> <li>■ Minor text edits.</li> </ul>   |
| December 2010 | 1.1     | <ul style="list-style-type: none"> <li>■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.</li> <li>■ Converted chapter to the new template.</li> <li>■ Minor text edits.</li> </ul>   |
| July 2010     | 1.0     | Initial release.   |