# E·XFL

### Intel - 5SGXMB6R3F43I3N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 225400   |
| Number of Logic Elements/Cells | 597000   |
| Total RAM Bits                 | 53248000   |
| Number of I/O                  | 600  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1760-BBGA, FCBGA   |
| Supplier Device Package        | 1760-FCBGA (42.5x42.5)                                     |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxmb6r3f43i3n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol                | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |  |
|-----------------------|--|------------|------------------------|---------|------------------------|------|--|
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |  |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | v    |  |
| (2)                   | Receiver analog power supply (right side)                    | un, us, ui | 0.97                   | 1.0     | 1.03                   | v    |  |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |  |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |  |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |  |
| V <sub>CCT_GXBL</sub> | Transmitter analog newer supply (left side)                  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |  |
| (2)                   | Transmitter analog power supply (left side)                  |            | 0.97                   | 1.0     | 1.03                   |      |  |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |  |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |  |
| V <sub>CCT_GXBR</sub> | Transmitter analog nower supply (right side)                 | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |  |
| (2)                   | Transmitter analog power supply (right side)                 |            | 0.97                   | 1.0     | 1.03                   |      |  |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |  |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |  |
| $V_{CCL\_GTBR}$       | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |  |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |  |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |  |

| Table 7. | Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, | GS, and GT Devices |
|----------|---|--------------------|
| (Part 2  | of 2)   |                    |

### Notes to Table 7:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) Refer to Table 8 to select the correct power supply level for your design.

(3) When using ATX PLLs, the supply must be 3.0 V.

(4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

| Table 9. I/ | 0 Pin Leakage | <b>Current for Stratix </b> | / Devices <sup>(1)</sup> |
|-------------|---------------|-----------------------------|--------------------------|
|-------------|---------------|-----------------------------|--------------------------|

| Symbol          | Description        | Description Conditions              |     | Тур | Max | Unit |
|-----------------|--------------------|-------------------------------------|-----|-----|-----|------|
| I <sub>I</sub>  | Input pin          | $V_I = 0 V \text{ to } V_{CCIOMAX}$ | -30 | —   | 30  | μA   |
| I <sub>0Z</sub> | Tri-stated I/O pin | $V_0 = 0 V$ to $V_{CCIOMAX}$        | -30 |     | 30  | μA   |

### Note to Table 9:

(1) If  $V_0 = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu$ A of leakage current per I/O is expected.

### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|                               |                   | Conditions                                     |       |      |       |      | Va    | CI0  | -     |      | -     |      |      |
|-------------------------------|-------------------|--|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter                     | Symbol            |  | 1.2 V |      | 1.5 V |      | 1.8 V |      | 2.5 V |      | 3.0 V |      | Unit |
|                               |                   |  | Min   | Max  |      |
| Low<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5  | _    | 25.0  | _    | 30.0  | _    | 50.0  | _    | 70.0  | _    | μA   |
| High<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | -22.5 | _    | -25.0 | _    | -30.0 | _    | -50.0 | _    | -70.0 | _    | μA   |
| Low<br>overdrive<br>current   | I <sub>odl</sub>  | $0V < V_{IN} < V_{CCIO}$                       | _     | 120  | _     | 160  | _     | 200  | _     | 300  | _     | 500  | μA   |
| High<br>overdrive<br>current  | I <sub>odh</sub>  | 0V < V <sub>IN</sub> <<br>V <sub>CCI0</sub>    |       | -120 |       | -160 | _     | -200 |       | -300 | _     | -500 | μA   |
| Bus-hold<br>trip point        | V <sub>trip</sub> | _  | 0.45  | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices <sup>(1)</sup> (Part 1 of 2)

| Symbol              |   |  | Calibration Accuracy |       |                |       |      |  |
|---------------------|---|--|----------------------|-------|----------------|-------|------|--|
|                     | Description   | Conditions                                       | C1                   | C2,I2 | C3,I3,<br>I3YY | C4,14 | Unit |  |
| 25-Ω R <sub>S</sub> | Internal series termination with calibration (25- $\Omega$ setting) | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15   | ±15            | ±15   | %    |  |

| 1/0 Stondard            |       | V <sub>ccio</sub> (V) |       |                             | V <sub>REF</sub> (V)    |                             |                             | V <sub>TT</sub> (V)        |                             |
|-------------------------|-------|-----------------------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| I/O Standard            | Min   | Тур                   | Max   | Min                         | Тур                     | Max                         | Min                         | Тур                        | Max                         |
| SSTL-2<br>Class I, II   | 2.375 | 2.5                   | 2.625 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | V <sub>REF</sub> –<br>0.04  | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04  |
| SSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.833                       | 0.9                     | 0.969                       | V <sub>REF</sub> –<br>0.04  | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04  |
| SSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.418 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCI0</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-12<br>Class I, II  | 1.14  | 1.20                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCI0</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| HSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.85                        | 0.9                     | 0.95                        | _                           | V <sub>CCI0</sub> /2       | _                           |
| HSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.68                        | 0.75                    | 0.9                         | _                           | V <sub>CCI0</sub> /2       | _                           |
| HSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.47 *<br>V <sub>CCI0</sub> | 0.5 * V <sub>CCIO</sub> | 0.53 *<br>V <sub>CCIO</sub> | —                           | V <sub>CCI0</sub> /2       |                             |
| HSUL-12                 | 1.14  | 1.2                   | 1.3   | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | —                           | _                          | _                           |

| Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Device | es |
|---|----|
|---|----|

| Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices | (Part 1 of 2) |
|---|---------------|
|---|---------------|

| I/O Standard            | V <sub>IL(D(</sub> | <sub>:)</sub> (V)           | V <sub>IH(D</sub>           | <sub>C)</sub> (V)       | V <sub>IL(AC)</sub> (V)     | V <sub>IH(AC)</sub> (V)     | V <sub>ol</sub> (V)        | V <sub>oh</sub> (V)         | L (mA)               | I <sub>oh</sub> |
|-------------------------|--------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|----------------------|-----------------|
| ijo Stanuaru            | Min                | Max                         | Min                         | Max                     | Max                         | Min                         | Max                        | Min                         | I <sub>ol</sub> (mA) | (mÅ)            |
| SSTL-2<br>Class I       | -0.3               | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> +<br>0.15  | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.31  | V <sub>REF</sub> + 0.31     | V <sub>TT</sub> –<br>0.608 | V <sub>TT</sub> +<br>0.608  | 8.1                  | -8.1            |
| SSTL-2<br>Class II      | -0.3               | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> +<br>0.15  | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.31  | V <sub>REF</sub> + 0.31     | V <sub>TT</sub> –<br>0.81  | V <sub>TT</sub> +<br>0.81   | 16.2                 | -16.2           |
| SSTL-18<br>Class I      | -0.3               | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.25  | V <sub>REF</sub> + 0.25     | V <sub>TT</sub> –<br>0.603 | V <sub>TT</sub> +<br>0.603  | 6.7                  | -6.7            |
| SSTL-18<br>Class II     | -0.3               | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | V <sub>CCI0</sub> + 0.3 | V <sub>REF</sub> –<br>0.25  | V <sub>REF</sub> + 0.25     | 0.28                       | V <sub>CCI0</sub> –<br>0.28 | 13.4                 | -13.4           |
| SSTL-15<br>Class I      |                    | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                       | V <sub>REF</sub> –<br>0.175 | V <sub>REF</sub> +<br>0.175 | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | 8                    | -8              |
| SSTL-15<br>Class II     | _                  | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                       | V <sub>REF</sub> –<br>0.175 | V <sub>REF</sub> +<br>0.175 | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | 16                   | -16             |
| SSTL-135<br>Class I, II |                    | V <sub>REF</sub> –<br>0.09  | V <sub>REF</sub> + 0.09     | _                       | V <sub>REF</sub> –<br>0.16  | V <sub>REF</sub> + 0.16     | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | _                    | _               |
| SSTL-125<br>Class I, II |                    | V <sub>REF</sub> –<br>0.85  | V <sub>REF</sub> + 0.85     | _                       | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | 0.2 *<br>V <sub>CCI0</sub> | 0.8 *<br>V <sub>CCI0</sub>  | _                    | _               |
| SSTL-12<br>Class I, II  |                    | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> +<br>0.1   |                         | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub>  |                      | _               |

| I/O V <sub>CCIO</sub> (V) |      | V <sub>CCIO</sub> (V) |      |      | V <sub>CCI0</sub> (V) V <sub>DIF(DC)</sub> (V) V <sub>X(AC)</sub> (V) |                                 |                           |                                 |                           | V <sub>CM(DC)</sub> (V    | V <sub>DIF(AC)</sub> (V)  |      |                             |
|---------------------------|------|-----------------------|------|------|---|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|------|-----------------------------|
| Standard                  | Min  | Тур                   | Max  | Min  | Max   | Min                             | Тур                       | Max                             | Min                       | Тур                       | Max                       | Min  | Max                         |
| HSTL-12<br>Class I, II    | 1.14 | 1.2                   | 1.26 | 0.16 | V <sub>CCI0</sub><br>+ 0.3  | _                               | 0.5*<br>V <sub>CCI0</sub> | _                               | 0.4*<br>V <sub>CCI0</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3  | V <sub>CCI0</sub><br>+ 0.48 |
| HSUL-12                   | 1.14 | 1.2                   | 1.3  | 0.26 | 0.26  | 0.5*V <sub>CCI0</sub><br>- 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCI0</sub><br>+ 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44 | 0.44                        |

### Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

### Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O                                   | Vc    | <sub>cio</sub> (V)   | (10)  |     | V <sub>ID</sub> (mV) <sup>(8)</sup> |     |      | V <sub>ICM(DC)</sub> (V)       |       | Vo    | <sub>D</sub> (V) ( | 5)  | V <sub>OCM</sub> (V) <sup>(6)</sup> |      |       |
|---------------------------------------|-------|--|-------|-----|-------------------------------------|-----|------|--------------------------------|-------|-------|--------------------|-----|-------------------------------------|------|-------|
| Standard                              | Min   | Тур  | Max   | Min | Condition                           | Max | Min  | Condition                      | Max   | Min   | Тур                | Max | Min                                 | Тур  | Max   |
| PCML                                  | Tran  | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |       |     |                                     |     |      |                                |       |       |                    |     |                                     |      |       |
| 2.5 V                                 | 2.375 | 2.5  | 2.625 | 100 | V <sub>CM</sub> =                   | _   | 0.05 | D <sub>MAX</sub> ≤<br>700 Mbps | 1.8   | 0.247 | _                  | 0.6 | 1.125                               | 1.25 | 1.375 |
| LVDS <sup>(1)</sup>                   | 2.375 | 2.0  | 2.025 | 100 | 1.25 V                              | _   | 1.05 | D <sub>MAX</sub> ><br>700 Mbps | 1.55  | 0.247 | _                  | 0.6 | 1.125                               | 1.25 | 1.375 |
| BLVDS (5)                             | 2.375 | 2.5  | 2.625 | 100 | _                                   | _   |      | —                              | _     | _     | _                  |     | _                                   |      |       |
| RSDS<br>(HIO) <sup>(2)</sup>          | 2.375 | 2.5  | 2.625 | 100 | V <sub>CM</sub> =<br>1.25 V         | _   | 0.3  | —                              | 1.4   | 0.1   | 0.2                | 0.6 | 0.5                                 | 1.2  | 1.4   |
| Mini-<br>LVDS<br>(HIO) <sup>(3)</sup> | 2.375 | 2.5  | 2.625 | 200 |                                     | 600 | 0.4  | _                              | 1.325 | 0.25  | _                  | 0.6 | 1                                   | 1.2  | 1.4   |
| LVPECL (4                             |       |  | _     | 300 |                                     | _   | 0.6  | D <sub>MAX</sub> ≤<br>700 Mbps | 1.8   |       | _                  | _   |                                     |      |       |
| ), (9)                                |       | _  |       | 300 | _                                   | _   | 1    | D <sub>MAX</sub> ><br>700 Mbps | 1.6   |       | _                  | _   |                                     |      | —     |

Notes to Table 22:

(1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

(2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

(3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \le RL \le 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

### **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus<sup>®</sup> II PowerPlay Power Analyzer feature.

| Mada (2)            | Transceiver | PMA Width                                | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |  |
|---------------------|-------------|--|---------|---------|---------|---------|-----|-----|------|------|--|
| Mode <sup>(2)</sup> | Speed Grade | PCS/Core Width                           | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |  |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |  |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |  |
|                     | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |  |
| FIFO                |             | C1, C2, C2L, I2, I2L<br>core speed grade | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |  |
|                     | 3           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |  |
|                     |             | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |  |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |  |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |  |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |  |
|                     | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |  |
| Register            |             | C1, C2, C2L, I2, I2L<br>core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |  |
|                     | 3           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |  |
|                     | 0           | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |  |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |  |

Table 25 shows the approximate maximum data rate using the standard PCS.


Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

Notes to Table 25:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

(3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.






Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)

Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

### Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)<sup>(1)</sup>

| Symbol/   | Conditions   |        | Transceive<br>Speed Grade |              | Transceiver<br>Speed Grade 3 |               |             | Unit     |
|---|--|--------|---------------------------|--------------|------------------------------|---------------|-------------|----------|
| Description   |  | Min    | Тур                       | Max          | Min                          | Тур           | Max         | Ī        |
|   | 100 Hz   |        |                           | -70          |                              |               | -70         |          |
| Transmitter REFCLK  | 1 kHz  |        | _                         | -90          | _                            | _             | -90         | -        |
| Phase Noise (622  | 10 kHz   |        | _                         | -100         | _                            | _             | -100        | dBc/Hz   |
| MHz) <sup>(18)</sup>  | 100 kHz  |        | —                         | -110         | _                            | —             | -110        |          |
|   | $\geq$ 1 MHz   |        | —                         | -120         | _                            | —             | -120        | -        |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>   | 10 kHz to<br>1.5 MHz<br>(PCIe)                                     |        | _                         | 3            | _                            |               | 3           | ps (rms) |
| RREF <sup>(17)</sup>  | —  |        | 1800<br>± 1%              | _            | _                            | 1800<br>± 1%  | _           | Ω        |
| Transceiver Clocks  |  |        |                           |              |                              |               |             |          |
| fixedclk <b>clock</b><br>frequency  | PCIe<br>Receiver<br>Detect   |        | 100 or<br>125             | _            | _                            | 100 or<br>125 | _           | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency  | _  | 100    | _                         | 125          | 100                          | _             | 125         | MHz      |
| Receiver  |  |        |                           | •            |                              |               |             |          |
| Supported I/O<br>Standards  | —  |        | 1.4-V PCMI                | _, 1.5-V PCM | L, 2.5-V PCI                 | ML, LVPEC     | L, and LVDS | 3        |
| Data rate<br>(Standard PCS) <sup>(21)</sup>   | GX channels  | 600    | _                         | 8500         | 600                          | _             | 8500        | Mbps     |
| Data rate<br>(10G PCS) <sup>(21)</sup>  | GX channels  | 600    | _                         | 12,500       | 600                          | _             | 12,500      | Mbps     |
| Data rate   | GT channels  | 19,600 | —                         | 28,050       | 19,600                       | —             | 25,780      | Mbps     |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>   | GT channels  | _      | _                         | 1.2          | _                            | _             | 1.2         | V        |
| Absolute V <sub>MIN</sub> for a receiver pin  | GT channels  | -0.4   | _                         | _            | -0.4                         |               | _           | V        |
| Maximum peak-to-peak  | GT channels  | _      | —                         | 1.6          | —                            | —             | 1.6         | V        |
| differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>                                      | GX channels  |        |                           |              | (8)                          |               |             |          |
|   | GT channels  |        |                           |              |                              |               |             |          |
| Maximum peak-to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-p)<br>after device<br>configuration ( <sup>16</sup> ), ( <sup>20</sup> ) | V <sub>CCR_GTB</sub> =<br>1.05 V<br>(V <sub>ICM</sub> =<br>0.65 V) | —      | -                         | 2.2          | _                            | _             | 2.2         | V        |
| oomguration ( ), ( )  | GX channels  |        | •                         | •            | (8)                          |               |             |          |
| Minimum differential  | GT channels  | 200    | _                         |              | 200                          |               |             | mV       |
| eye opening at receiver<br>serial input pins <sup>(4)</sup> , <sup>(20)</sup>   | GX channels  |        |                           |              | (8)                          |               |             |          |

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) <sup>(1)</sup> |
|--|
|--|

| Symbol/  | Conditions                                   | Transceiver<br>Speed Grade 2 |     |                                | Transceiver<br>Speed Grade 3 |     |                                | Unit |
|--|--|------------------------------|-----|--------------------------------|------------------------------|-----|--------------------------------|------|
| Description  |  | Min                          | Тур | Max                            | Min                          | Тур | Max                            |      |
| Data rate  | GT channels                                  | 19,600                       |     | 28,050                         | 19,600                       |     | 25,780                         | Mbps |
| Differential on-chip   | GT channels                                  |                              | 100 | _                              |                              | 100 |                                | Ω    |
| termination resistors  | GX channels                                  |                              | 1   | 1                              | (8)                          |     | 11                             |      |
|  | GT channels                                  |                              | 500 | _                              |                              | 500 | —                              | mV   |
| $V_{OCM}$ (AC coupled)   | GX channels                                  |                              | 1   | 1                              | (8)                          |     | 11                             |      |
| Dies/Fall times  | GT channels                                  | _                            | 15  | _                              |                              | 15  | —                              | ps   |
| Rise/Fall time   | GX channels                                  |                              |     |                                | (8)                          |     | 1                              |      |
| Intra-differential pair<br>skew                                    | GX channels                                  |                              | (8) |                                |                              |     |                                |      |
| Intra-transceiver block<br>transmitter channel-to-<br>channel skew | GX channels                                  |                              |     |                                | (8)                          |     |                                |      |
| Inter-transceiver block<br>transmitter channel-to-<br>channel skew | GX channels                                  |                              |     |                                | (8)                          |     |                                |      |
| CMU PLL  | · · · · · ·                                  |                              |     |                                |                              |     |                                |      |
| Supported Data Range   | —  | 600                          | —   | 12500                          | 600                          | —   | 8500                           | Mbps |
| t <sub>pll_powerdown</sub> (13)                                    | —  | 1                            | —   | —                              | 1                            | _   | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —  | _                            | —   | 10                             | —                            | _   | 10                             | μs   |
| ATX PLL  |  |                              |     |                                |                              |     |                                |      |
|  | VCO post-<br>divider L=2                     | 8000                         | _   | 12500                          | 8000                         | _   | 8500                           | Mbps |
|  | L=4  | 4000                         | —   | 6600                           | 4000                         | _   | 6600                           | Mbps |
| Supported Data Rate  | L=8  | 2000                         | —   | 3300                           | 2000                         | -   | 3300                           | Mbps |
| Range for GX Channels  | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | _   | 1762.5                         | 1000                         | _   | 1762.5                         | Mbps |
| Supported Data Rate<br>Range for GT Channels                       | VCO post-<br>divider L=2                     | 9800                         | _   | 14025                          | 9800                         | _   | 12890                          | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —  | 1                            | —   | —                              | 1                            | —   | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —  |                              | —   | 10                             | —                            | —   | 10                             | μs   |
| fPLL   |  |                              |     |                                |                              | -   | · ·                            |      |
| Supported Data Range   | _  | 600                          |     | 3250/<br>3.125 <sup>(23)</sup> | 600                          | _   | 3250/<br>3.125 <sup>(23)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (13)                                    |  | 1                            | _   |                                | 1                            |     |                                | μs   |

Figure 4 shows the differential transmitter output waveform.






Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

### **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

| Symbol  | Parameter   | Min  | Тур     | Max  | Unit      |
|---|---|------|---------|--|-----------|
| + (3) (4)   | Input clock cycle-to-cycle jitter ( $f_{REF} \ge 100 \text{ MHz}$ )   | _    | —       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> <sup>(3),</sup> <sup>(4)</sup> | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 | _       | +750   | ps (p-p)  |
| t <sub>outpj_dc</sub> <sup>(5)</sup>              | Period Jitter for dedicated clock output (f_{OUT} $\geq$ 100 MHz)   | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| "OUTPJ_DC ``                                      | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)   | _    |         | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)   | Period Jitter for dedicated clock output in fractional PLL ( $f_{0UT} \geq 100 \text{ MHz})$                  | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>foutpj_dc</sub> <sup>(5)</sup>             | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                       | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| +   | Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                          | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> <sup>(5)</sup>             | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>0UT</sub> < 100 MHz)                               | _    | _       | 17.5   | mUI (p-p) |
| <b>+</b> <i>(5)</i>                               | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} $\geq$ 100 MHz)                 | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup>            | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )+         | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>outpj_10</sub> (5),<br>(8)                 | Period Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)                     | _    | _       | 600  | ps (p-p)  |
|   | Period Jitter for a clock output on a regular I/O<br>(f <sub>OUT</sub> < 100 MHz)                             | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ_IO</sub> (5),                       | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )         | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)   | Period Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)              | _    | _       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| t <sub>outccj_io</sub> (5),                       | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)             | _    | _       | 600  | ps (p-p)  |
| (8)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)               | _    | _       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| t <sub>foutccj_10</sub> <sup>(5),</sup>           | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{0UT} \geq 100 \mbox{ MHz})$ | _    | _       | 600 <sup>(10)</sup>                          | ps (p-p)  |
| (8), (11)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )   | _    | _       | 60   | mUI (p-p) |
| t <sub>casc_outpj_dc</sub>                        | Period Jitter for a dedicated clock output in cascaded PLLs (f_{0UT} $\geq$ 100 MHz)                          |      | _       | 175  | ps (p-p)  |
| (5), (6)  | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                      |      | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>                                | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$  | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>                                 | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>value</sub>                                | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   |           |

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

### Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)

| Symbol           | Parameter   | Min    | Тур  | Max   | Unit |
|------------------|---|--------|------|-------|------|
| f <sub>RES</sub> | Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ ) | 390625 | 5.96 | 0.023 | Hz   |

#### Notes to Table 31:

(1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

(2) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4)  $f_{REF}$  is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition: a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.
- (10) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05 0.95 must be  $\geq$  1000 MHz, while  $f_{VCO}$  for fractional value range 0.20 0.80 must be  $\geq$  1200 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The  $f_{VC0}$  for fractional value range 0.05-0.95 must be  $\geq$  1000 MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The  $f_{VC0}$  for fractional value range 0.20-0.80 must be  $\geq$  1200 MHz.

### **DSP Block Specifications**

Table 32 lists the Stratix V DSP block performance specifications.

|  |     |         | I          | Peforman | ce               |     |     |      |
|--|-----|---------|------------|----------|------------------|-----|-----|------|
| Mode   | C1  | C2, C2L | 12, 12L    | C3       | 13, 13L,<br>13YY | C4  | 14  | Unit |
|  |     | Modes ι | ising one  | DSP      |                  |     |     | 4    |
| Three 9 x 9                                  | 600 | 600     | 600        | 480      | 480              | 420 | 420 | MHz  |
| One 18 x 18                                  | 600 | 600     | 600        | 480      | 480              | 420 | 400 | MHz  |
| Two partial 18 x 18 (or 16 x 16)             | 600 | 600     | 600        | 480      | 480              | 420 | 400 | MHz  |
| One 27 x 27                                  | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One 36 x 18                                  | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One sum of square                            | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One 18 x 18 plus 36 (a x b) + c              | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
|  |     | Modes u | sing two l | DSPs     | 1                |     | •   | 1    |
| Three 18 x 18                                | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One sum of four 18 x 18                      | 475 | 475     | 475        | 380      | 380              | 300 | 300 | MHz  |
| One sum of two 27 x 27                       | 465 | 465     | 450        | 380      | 380              | 300 | 290 | MHz  |
| One sum of two 36 x 18                       | 475 | 475     | 475        | 380      | 380              | 300 | 300 | MHz  |
| One complex 18 x 18                          | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One 36 x 36                                  | 475 | 475     | 475        | 380      | 380              | 300 | 300 | MHz  |

### Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)

| Symbol            | Description                              | Min | Max                       | Unit |
|-------------------|--|-----|---------------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                         | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | —   | 11 <sup>(1)</sup>         | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | —   | 14 <sup>(1)</sup>         | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | —   | <b>1</b> 4 <sup>(1)</sup> | ns   |

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

Notes to Table 46:

(1) A 1 ns adder is required for each V<sub>CCI0</sub> voltage step down from 3.0 V. For example,  $t_{JPC0} = 12$  ns if V<sub>CCI0</sub> of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

(2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

### **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |  |
|--------------|--------|------------------------------|--------------------------------|--|--|
|              | ECCVA2 | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                                    |  |
|              | 5SGXA3 | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                                    |  |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                                    |  |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                                    |  |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                                    |  |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                                    |  |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                                    |  |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                                    |  |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                                    |  |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                                    |  |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                                    |  |
| Stratix V GT | 5SGTC5 | _                            | 269,979,008                    | 562,392                                    |  |
|              | 5SGTC7 | —                            | 269,979,008                    | 562,392                                    |  |
|              | 5SGSD3 | _                            | 137,598,880                    | 564,504                                    |  |
|              | 5SGSD4 | F1517                        | 213,798,880                    | 563,672                                    |  |
| Ctratic V CC | 556504 | _                            | 137,598,880                    | 564,504                                    |  |
| Stratix V GS | 5SGSD5 | _                            | 213,798,880                    | 563,672                                    |  |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                                    |  |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                                    |  |

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family                     | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E <sup>(1)</sup> | 5SEE9  | —       | 342,742,976                    | 700,888                                    |
|                            | 5SEEB  | _       | 342,742,976                    | 700,888                                    |

### Table 47. Uncompressed .rbf Sizes for Stratix V Devices

### Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.* 

Table 48 lists the minimum configuration time estimates for Stratix V devices.

| Variant | Member         |       | Active Serial <sup>(1)</sup> |                        |       | Fast Passive Parallel <sup>(2)</sup> |                        |  |  |
|---------|----------------|-------|------------------------------|------------------------|-------|--------------------------------------|------------------------|--|--|
|         | Member<br>Code | Width | DCLK (MHz)                   | Min Config<br>Time (s) | Width | DCLK (MHz)                           | Min Config<br>Time (s) |  |  |
|         | A3             | 4     | 100                          | 0.534                  | 32    | 100                                  | 0.067                  |  |  |
|         | AS             | 4     | 100                          | 0.344                  | 32    | 100                                  | 0.043                  |  |  |
|         | A4             | 4     | 100                          | 0.534                  | 32    | 100                                  | 0.067                  |  |  |
|         | A5             | 4     | 100                          | 0.675                  | 32    | 100                                  | 0.084                  |  |  |
|         | A7             | 4     | 100                          | 0.675                  | 32    | 100                                  | 0.084                  |  |  |
| GX      | A9             | 4     | 100                          | 0.857                  | 32    | 100                                  | 0.107                  |  |  |
|         | AB             | 4     | 100                          | 0.857                  | 32    | 100                                  | 0.107                  |  |  |
|         | B5             | 4     | 100                          | 0.676                  | 32    | 100                                  | 0.085                  |  |  |
|         | B6             | 4     | 100                          | 0.676                  | 32    | 100                                  | 0.085                  |  |  |
|         | B9             | 4     | 100                          | 0.857                  | 32    | 100                                  | 0.107                  |  |  |
|         | BB             | 4     | 100                          | 0.857                  | 32    | 100                                  | 0.107                  |  |  |
| ст      | C5             | 4     | 100                          | 0.675                  | 32    | 100                                  | 0.084                  |  |  |
| GT      | C7             | 4     | 100                          | 0.675                  | 32    | 100                                  | 0.084                  |  |  |

|         | Member | Active Serial <sup>(1)</sup> |            |                        | Fast Passive Parallel <sup>(2)</sup> |            |                        |  |
|---------|--------|------------------------------|------------|------------------------|--------------------------------------|------------|------------------------|--|
| Variant | Code   | Width                        | DCLK (MHz) | Min Config<br>Time (s) | Width                                | DCLK (MHz) | Min Config<br>Time (s) |  |
|         | D3     | 4                            | 100        | 0.344                  | 32                                   | 100        | 0.043                  |  |
|         | D4     | 4                            | 100        | 0.534                  | 32                                   | 100        | 0.067                  |  |
| GS      | D4     | 4                            | 100        | 0.344                  | 32                                   | 100        | 0.043                  |  |
| 65      | D5     | 4                            | 100        | 0.534                  | 32                                   | 100        | 0.067                  |  |
|         | D6     | 4                            | 100        | 0.741                  | 32                                   | 100        | 0.093                  |  |
|         | D8     | 4                            | 100        | 0.741                  | 32                                   | 100        | 0.093                  |  |
| Е       | E9     | 4                            | 100        | 0.857                  | 32                                   | 100        | 0.107                  |  |
|         | EB     | 4                            | 100        | 0.857                  | 32                                   | 100        | 0.107                  |  |

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

### Notes to Table 48:

(1) DCLK frequency of 100 MHz using external CLKUSR.

(2) Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

### **Fast Passive Parallel Configuration Timing**

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

### DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[]ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[]ratio for each combination.

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×8                  | Disabled      | Enabled         | 1                       |
| FFF X0                  | Enabled       | Disabled        | 2                       |
|                         | Enabled       | Enabled         | 2                       |
|                         | Disabled      | Disabled        | 1                       |
| FPP ×16                 | Disabled      | Enabled         | 2                       |
|                         | Enabled       | Disabled        | 4                       |
|                         | Enabled       | Enabled         | 4                       |

 Table 49. DCLK-to-DATA[] Ratio <sup>(1)</sup> (Part 1 of 2)

| Symbol              | Parameter   | Minimum  | Maximum | Units |
|---------------------|---|--|---------|-------|
| t <sub>CD2UM</sub>  | CONF_DONE high to user mode $(3)$                 | 175  | 437     | μS    |
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                        | _       | —     |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | t <sub>cd2cu</sub> + (8576 ×<br>clkusr period) | _       | —     |

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)

#### Notes to Table 53:

(1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.


(2) t<sub>CF2CD</sub>, t<sub>CF2ST0</sub>, t<sub>CF2ST0</sub>, t<sub>CF6</sub>, t<sub>STATUS</sub>, and t<sub>CF2ST1</sub> timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.

(3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

### **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform <sup>(1)</sup>



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds <code>nSTATUS</code> low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

### **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

| Table 56. Remote System Upgrade Circuitry Timing Specifications | Table 56. | <b>Remote System</b> | Upgrade Circuitry | y Timing S | <b>Specifications</b> |
|---|-----------|----------------------|-------------------|------------|-----------------------|
|---|-----------|----------------------|-------------------|------------|-----------------------|

| Parameter                               | Minimum | Maximum | Unit |
|---|---------|---------|------|
| t <sub>RU_nCONFIG</sub> <sup>(1)</sup>  | 250     | —       | ns   |
| t <sub>RU_nRSTIMER</sub> <sup>(2)</sup> | 250     | —       | ns   |

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

### **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

### Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum | Typical | Maximum | Units |  |
|---------|---------|---------|-------|--|
| 5.3     | 7.9     | 12.5    | MHz   |  |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

 You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

### **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Deremeter        | Available Min |               | Fast       | Model      |       |       |       | Slow N | lodel |             |       |      |
|------------------|---------------|---------------|------------|------------|-------|-------|-------|--------|-------|-------------|-------|------|
| Parameter<br>(1) | Settings      | Offset<br>(2) | Industrial | Commercial | C1    | C2    | C3    | C4     | 12    | 13,<br>13YY | 14    | Unit |
| D1               | 64            | 0             | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011  | 0.844 | 0.921       | 1.006 | ns   |
| D2               | 32            | 0             | 0.230      | 0.244      | 0.415 | 0.415 | 0.459 | 0.503  | 0.417 | 0.456       | 0.500 | ns   |

| Table 60. | Glossary | (Part 3 of 4) |
|-----------|----------|---------------|
|-----------|----------|---------------|

| Letter | Subject   | Definitions  |  |  |  |  |
|--------|---|--|--|--|--|--|
|        | SW (sampling<br>window)                               | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:         Bit Time         0.5 x TCCS       RSKM         Sampling Window       RSKM         0.5 x TCCS       RSKM   |  |  |  |  |
| S      | Single-ended<br>voltage<br>referenced I/O<br>standard | The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal value. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.         The new logic state is then maintained as long as the input stays beyond the DC threshol. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:         Single-Ended Voltage Referenced I/O Standard         VREF       VILUOCI         VREF       VILUOCI         VILLOCO       VILLOCI         VOL       VILLOCI |  |  |  |  |
|        | t <sub>C</sub>  | High-speed receiver and transmitter input and output clock period.   |  |  |  |  |
|        | TCCS (channel-<br>to-channel-skew)                    | The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).  |  |  |  |  |
|        |   | High-speed I/O block—Duty cycle on the high-speed transmitter output clock.  |  |  |  |  |
| т      | t <sub>DUTY</sub>                                     | <b>Timing Unit Interval (TUI)</b><br>The timing budget allowed for skew, propagation delays, and the data sampling window.<br>(TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$  |  |  |  |  |
|        | t <sub>FALL</sub>                                     | Signal high-to-low transition time (80-20%)  |  |  |  |  |
|        | t <sub>INCCJ</sub>                                    | Cycle-to-cycle jitter tolerance on the PLL clock input.  |  |  |  |  |
|        | t <sub>OUTPJ_IO</sub>                                 | Period jitter on the general purpose I/O driven by a PLL.  |  |  |  |  |
|        | t <sub>outpj_dc</sub>                                 | Period jitter on the dedicated clock output driven by a PLL.   |  |  |  |  |
|        | <b>t</b> <sub>RISE</sub>                              | Signal low-to-high transition time (20-80%)  |  |  |  |  |
| U      | _   | —  |  |  |  |  |

| Letter | Subject              | Definitions  |
|--------|----------------------|--|
|        | V <sub>CM(DC)</sub>  | DC common mode input voltage.  |
|        | V <sub>ICM</sub>     | Input common mode voltage—The common mode of the differential signal at the receiver.  |
|        | V <sub>ID</sub>      | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |
|        | V <sub>DIF(AC)</sub> | AC differential input voltage—Minimum AC input differential voltage required for switching.  |
|        | V <sub>DIF(DC)</sub> | DC differential input voltage— Minimum DC input differential voltage required for switching.   |
|        | V <sub>IH</sub>      | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.  |
|        | V <sub>IH(AC)</sub>  | High-level AC input voltage  |
|        | V <sub>IH(DC)</sub>  | High-level DC input voltage  |
| V      | V <sub>IL</sub>      | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.  |
|        | V <sub>IL(AC)</sub>  | Low-level AC input voltage   |
|        | V <sub>IL(DC)</sub>  | Low-level DC input voltage   |
|        | V <sub>OCM</sub>     | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
|        | V <sub>OD</sub>      | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
|        | V <sub>SWING</sub>   | Differential input voltage   |
|        | V <sub>X</sub>       | Input differential cross point voltage   |
|        | V <sub>OX</sub>      | Output differential cross point voltage  |
| W      | W                    | High-speed I/O block—clock boost factor  |
| X      |                      |  |
| Y      | _                    | _  |
| Ζ      |                      |  |

### Table 60. Glossary (Part 4 of 4)

# **Document Revision History**

Table 61 lists the revision history for this chapter.

 Table 61. Document Revision History (Part 1 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
| June 2018     | 3.9     | <ul> <li>Added the "Stratix V Device Overshoot Duration" figure.</li> </ul>   |
|               |         | <ul> <li>Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.</li> </ul>  |
|               |         | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "PS Timing Parameters for Stratix V<br/>Devices" table.</li> </ul>   |
|               |         | <ul> <li>Changed the condition for 100-Ω R<sub>D</sub> in the "OCT Without Calibration Resistance<br/>Tolerance Specifications for Stratix V Devices" table.</li> </ul>                               |
| April 2017    | 3.8     | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "AS Timing Parameters for AS ´1 and AS ´4<br/>Configurations in Stratix V Devices" table</li> </ul>                                  |
|               |         | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V<br/>Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</li> </ul>                           |
|               |         | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V<br/>Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</li> </ul>                           |
|               |         | <ul> <li>Changed the minimum number of clock cycles value in the "Initialization Clock Source<br/>Option and the Maximum Frequency" table.</li> </ul>   |
|               | 3.7     | <ul> <li>Added the V<sub>ID</sub> minimum specification for LVPECL in the "Differential I/O Standard<br/>Specifications for Stratix V Devices" table</li> </ul>                                       |
| June 2016     | 3.7     | <ul> <li>Added the I<sub>OUT</sub> specification to the "Absolute Maximum Ratings for Stratix V Devices"<br/>table.</li> </ul>  |
| December 2015 | 3.6     | Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.  |
| December 2015 | )15 3.5 | <ul> <li>Changed the transmitter, receiver, and ATX PLL data rate specifications in the<br/>"Transceiver Specifications for Stratix V GX and GS Devices" table.</li> </ul>                            |
| December 2015 |         | <ul> <li>Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V<br/>Devices" table.</li> </ul>  |
|               |         | • Changed the data rate specification for transceiver speed grade 3 in the following tables:  |
|               |         | <ul> <li>"Transceiver Specifications for Stratix V GX and GS Devices"</li> </ul>  |
|               |         | <ul> <li>"Stratix V Standard PCS Approximate Maximum Date Rate"</li> </ul>  |
|               |         | <ul> <li>"Stratix V 10G PCS Approximate Maximum Data Rate"</li> </ul>   |
| July 2015     | 3.4     | <ul> <li>Changed the conditions for reference clock rise and fall time, and added a note to the<br/>"Transceiver Specifications for Stratix V GX and GS Devices" table.</li> </ul>                    |
|               |         | <ul> <li>Added a note to the "Minimum differential eye opening at receiver serial input pins"<br/>specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table.</li> </ul> |
|               |         | <ul> <li>Changed the t<sub>co</sub> maximum value in the "AS Timing Parameters for AS '1 and AS '4<br/>Configurations in Stratix V Devices" table.</li> </ul>   |
|               |         | <ul> <li>Removed the CDR ppm tolerance specification from the "Transceiver Specifications for<br/>Stratix V GX and GS Devices" table.</li> </ul>  |