゙゙゚゙″゚、゙レ/fifl、゚ピト Ž゙ž゚!"゚!#″\$゚、゙%<u>& ' ' () * +, -. / Oǐ/ #″#1fl//″</u>



& / bfi* 2 / *** *<u>(%8 405⁄2 6 7</u>

& fl#~~\$1`8<u>(29/::/:*%7 \$fi!*fi*,~!*</u>18;

// ~ # \$£1	
- ,	
\$ -	% 0&
\$,#	%1
,	2/ 3#
\$	1 , -
-	4 56
7 .	()
- , #	' 281 9 28 * %
-	; , 3</td
-4.,#	
4!,#	&8 * %
= , 9= = :	2 0= > 0 0=
6 \$	
-	
-	/?\$ > @ ?\$ 9 ! :
	3
- \$	2/6-
, 6 -	
- A4<	B * @@ 0&' 2/

В	C D; < \$.	B4	!&';;	5	\$ \$	0@(7	4	3	8

	10.2	DC Characteristics	76
	10.3	AC Characteristics	77
	10.4	External Clock Characteristics	77
	10.5	AC Specification	78
	10.6	MOVX Characteristics Using Strech Memory Cycles	79
11.	TIMIN	G WAVEFORMS	81
	11.1	Program Memory Read Cycle	81
	11.2	Data Memory Read Cycle	81
	11.3	Data Memory Write Cycle	82
12.	TYPIC	AL APPLICATION CIRCUITS	83
	12.1	Crystal connections	83
	12.2	Expanded External Data Memory and Oscillator	84
13.	PACK	AGE DIMENSIONS	85
	13.1	40-pin DIP	85
	13.2	44-pin PLCC	85
	13.3	44-pin QFP	86
14.	APPLI	CATION NOTE	87
	14.1	In-system Programming Software Examples	87
15.	VERS	ION HISTORY	92

ALL ALL ALL

5. FUNCTIONAL DESCRIPTION

The W77E516 is 8052 pin compatible and instruction set compatible. It includes the resources of the standard 8052 such as four 8-bit I/O Ports, three 16-bit timer/counters, and full duplex serial port and interrupt sources.

The W77E516 features a faster running and better performance 8-bit CPU with a redesigned core processor without wasted clock and memory cycles. It improves the performance not just by running at high frequency but also by reducing the machine cycle duration from the standard 8052 period of twelve clocks to four clock cycles for the majority of instructions. This improves performance by an average of 1.5 to 3 times. The W77E516 also provides dual Data Pointers (DPTRs) to speed up block data memory transfers. It can also adjust the duration of the MOVX instruction (access to off-chip data memory) between two machine cycles and nine machine cycles. This flexibility allows the W77E516 to work efficiently with both fast and slow RAMs and peripheral devices. In addition, the W77E516 contains on-chip 1KB MOVX SRAM, the address of which is between 0000H and 03FFH. It only can be accessed by MOVX instruction; this on-chip SRAM is optional under software control.

The W77E516 is an 8052 compatible device that gives the user the features of the original 8052 device, but with improved speed and power consumption characteristics. It has the same instruction set as the 8051 family, with one addition: DEC DPTR (op-code A5H, the DPTR is decreased by 1). While the original 8051 family was designed to operate at 12 clock periods per machine cycle, the W77E516 operates at a much reduced clock rate of only 4 clock periods per machine cycle. This naturally speeds up the execution of instructions. Consequently, the W77E516 can run at a higher speed as compared to the original 8052, even if the same crystal is used. Since the W77E516 is a fully static CMOS design, it can also be operated at a lower crystal clock, giving the same throughput in terms of instruction execution, yet reducing the power consumption.

The 4 clocks per machine cycle feature in the W77E516 is responsible for a three-fold increase in execution speed. The W77E516 has all the standard features of the 8052, and has a few extra peripherals and features as well.

5.1 I/O Ports

The W77E516 has four 8-bit ports and one extra 4-bit port. Port 0 can be used as an Address/Data bus when external program is running or external memory/device is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as a general I/O port with open-drain circuit. Port 2 is used chiefly as the upper 8-bits of the Address bus when port 0 is used as an address/data bus. It also has strong pull-ups and pull-downs when it serves as an address bus. Port 1 and 3 act as I/O ports with alternate functions. Port 4 is only available on 44-pin PLCC/QFP package type. It serves as a general purpose I/O port as Port 1 and Port 3. The P4.0 has an alternate function WAIT that is the wait state control signal. When wait state control signal is enabled, P4.0 is input only.

5.2 Serial I/O

The W77E516 has two enhanced serial ports that are functionally similar to the serial port of the original 8052 family. However the serial ports on the W77E516 can operate in different modes in order to obtain timing similarity as well. Note that the serial port 0 can use Timer 1 or 2 as baud rate generator, but the serial port 1 can only use Timer 1 as baud rate generator . The serial ports have the enhanced features of Automatic Address recognition and Frame Error detection.

18 S. 1

5.3 Timers

The W77E516 has three 16-bit timers that are functionally similar to the timers of the 8052 family. When used as timers, they can be set to run at either 4 clocks or 12 clocks per count, thus providing the user with the option of operating in a mode that emulates the timing of the original 8052. The W77E516 has an additional feature, the watchdog timer. This timer is used as a System Monitor or as a very long time period timer.

5.4 Interrupts

The Interrupt structure in the W77E516 is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased. The W77E516 provides 12 interrupt resources with two-priority level, including six external interrupt sources, timer interrupts, serial I/O interrupts and power-fail interrupt.

5.5 Data Pointers

The original 8052 had only one 16-bit Data Pointer (DPL, DPH). In the W77E516, there is an additional 16-bit Data Pointer (DPL1, DPH1). This new Data Pointer uses two SFR locations that were unused in the original 8052. In addition there is an added instruction, DEC DPTR (op-code A5H), which helps in improving programming flexibility for the user.

5.6 Power Management

Like the standard 80C52, the W77E516 also has IDLE and POWER DOWN modes of operation. The W77E516 provides a new Economy mode that allow user to switch the internal clock rate divided by 4, 64 or 1024. In the IDLE mode, the clock to the CPU core is stopped while the timers; serial ports and interrupts clock continue to operate. In the POWER DOWN mode, the entire clock is stopped and the chip operation is completely stopped. This is the lowest power consumption state.

5.7 On-chip Data SRAM

The W77E516 has 1K Bytes of data space SRAM which is read/write accessible and is memory mapped. This on-chip MOVX SRAM is reached by the MOVX instruction. It is not used for executable program memory. There is no conflict or overlap among the 256 bytes Scratchpad RAM and the 1K Bytes MOVX SRAM as they use different addressing modes and separate instructions. Setting the DME0 bit in the PMR register enables the on-chip MOVX SRAM. After a reset, the DME0 bit is cleared such that the on-chip MOVX SRAM is disabled, and all data memory spaces 0000H 4 FFFFH access to the external memory.

SM1_1: Serial port 1 Mode bit 1:

SM1_1	Mode	Description	Length	Baud rate
0	0	Synchronous	8	4/12 Tclk
1	1	Asynchronous	10	variable
0	2	Asynchronous	/ 11	64/32 Tclk
1	3	Asynchronous	11	variable
	SM1_1 0 1 0 1	SM1_1 Mode 0 0 1 1 0 2 1 3	SM1_1ModeDescription00Synchronous11Asynchronous02Asynchronous13Asynchronous	SM1_1ModeDescriptionLength00Synchronous811Asynchronous1002Asynchronous1113Asynchronous11

- SM2_1: Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2_1 is set to 1, then RI_1 will not be activated if the received 9th data bit (RB8_1) is 0. In mode 1, if SM2_1 = 1, then RI_1 will not be activated if a valid stop bit was not received. In mode 0, the SM2_1 bit controls the serial port 1 clock. If set to 0, then the serial port 1 runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.
- REN_1: Receive enable: When set to 1 serial reception is enabled, otherwise reception is disabled.
- TB8_1: This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.
- RB8_1: In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2_1 = 0, RB8_1 is the stop bit that was received. In mode 0 it has no function.
- TI_1: Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.
- RI_1: Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2_1 apply to this bit. This bit can be cleared only by software.

Serial Data Buffer 1

Bit: 7 6 0 5 3 2 1 SBUF1.5 SBUF1.3 SBUF1.2 SBUF1.7 SBUF1.6 SBUF1.4 SBUF1.1 SBUF1.0

Mnemonic: SBUF1

Address: C1h

SBUF1.7 4 0: Serial data of the serial port 1 is read from or written to this location. It actually consists of two separate 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write accesses are to the transmit data buffer.



WS: Wait State Signal Enable. Setting this bit enables the WAIT signal on P4.0. The device will sample the wait state control signal WAIT via P4.0 during MOVX instruction. This bit is time access protected.

ТА	REG C7H
WSCONREG	C2H
CKCON	REG 8EH
MOV	TA, #AAH
MOV	TA, #55H
ORL	WSCON, #10000000B; Set WS bit and stretch value = 0 to enable wait signal.

Power Management Register

Bit:	7	6	5	4	3	2	14	0
	CD1	CD0	SWB	-	-	ALE-OFF	- 77	DME0
								N SO

Mnemonic: PMR

Address: C4h

CD1, CD0: Clock Divide Control. These bit selects the number of clocks required to generate one machine cycle. There are three modes including divide by 4, 64 or 1024. Switching between modes must first go back divide by 4 mode. For instance, to go from 64 to 1024 clocks/machine cycle the device must first go from 64 to 4 clocks/machine cycle, and then from 4 to 1024 clocks/machine cycle.

CD1,	CD0	Clocks/machine Cycle
0	0	Reserved
0	1	4
1	0	64
1	1	1024

- SWB: Switchback Enable. Setting this bit allows an enabled external interrupt or serial port activity to force the CD1, CD0 to divide by 4 state (0,1). The device will switch modes at the start of the jump to interrupt service routine while a external interrupt is enabled and actually recognized by micro controller. While a serial port reception, the switchback occurs at the start of the instruction following the falling edge of the start bit.
- ALEOFF: This bit disables the expression of the ALE signal on the device pin during all on-board program and data memory accesses. External memory accesses will mutomatically enable ALE independent of ALEOFF.
 - 0 = ALE expression is enable; 1 = ALE expression is disable
- DME0: This bit determines the on-chip MOVX SRAM to be enabled or disabled. Set this bit to 1 will enable the on-chip 1KB MOVX SRAM.

Revision A

Status	Register
Olalus	register

Bit:	7	6	5	4	3	2	1	0
	I	HIP	LIP	XTUP	SPTA1	SPRA1	SPTA0	SPRA0
					7 . M	1.00		

Mnemonic: STATUS

Address: C5h

- HIP: High Priority Interrupt Status. When set, it indicates that software is servicing a high priority interrupt. This bit will be cleared when the program executes the corresponding RETI instruction.
- LIP: Low Priority Interrupt Status. When set, it indicates that software is servicing a low priority interrupt. This bit will be cleared when the program executes the corresponding RETI instruction.
- XTUP: Crystal Oscillator Warm-up Status. When set, this bit indicates CPU has detected clock to be ready. Each time the crystal oscillator is restarted by exit from power down mode, hardware will clear this bit. This bit is set to 1 after a power-on reset.
- SPTA1: Serial Port 1 Transmit Activity. This bit is set during serial port 1 is currently transmitting data. It is cleared when TI_1 bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.
- SPRA1: Serial Port 1 Receive Activity. This bit is set during serial port 1 is currently receiving a data. It is cleared when RI_1 bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.
- SPTA0: Serial Port 0 Transmit Activity. This bit is set during serial port 0 is currently transmitting data. It is cleared when TI bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.
- SPRA0: Serial Port 0 Receive Activity. This bit is set during serial port 0 is currently receiving a data. It is cleared when RI bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.

Timed Acc	ess									
	Bit:	7	6	5	4	3	2	1	0	
		TA.7	TA.6	TA.5	TA.4	TA.3	TA.2	TA.1	TfA.0	I
	Mnemonio	: TA					Addres	ss: C7h		
TA: The use No car	e Timed Acc er must first w a window write to the ontrol	ess registe write AAH is opened se bits.	er controls to the TA. in the pro	the acces This mus tected bits	ss to prote t be imme s for three	ected bits. diately foll machine	To acces owed by a cycles, du	s protecte a write of s uring whic	ed bits, the 55H to TA. h the user	1158
	Bit:	7	6	5	4	3	2	1	0	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
	Mnemonio	: T2CON			Address: C8h					
					Pu	ublication F	Release D	ate: Nove	mble: 2007	,

CP / RL2: Capture/Reload Select. This bit determines whether the capture or reload function will be used for timer 2. If either RCLK or TCLK is set, this bit will be ignored and the timer will function in an auto-reload mode following each overflow. If the bit is 0 then auto-reload will occur when timer 2 overflows or a falling edge is detected on T2EX pin if EXEN2 = 1. If this bit is 1, then timer 2 captures will occur when a falling edge is detected on T2EX pin if EXEN2 = 1.

Timer 2 Mode Control

Timor 2 Conturo I SP

BIC	7	6	5	4	3	2))_1	0
	HC5	HC4	HC3	HC2	T2CR	Sin	T2OE	DCEN

Mnemonic: T2MOD

Address: C9h

- HC5: Hardware Clear INT5 flag. Setting this bit allows the flag of external interrupt 5 to be automatically cleared by hardware while entering the interrupt service routine.
- HC4: Hardware Clear INT4 flag. Setting this bit allows the flag of external interrupt 4 to be automatically cleared by hardware while entering the interrupt service routine.
- HC3: Hardware Clear INT3 flag. Setting this bit allows the flag of external interrupt 3 to be automatically cleared by hardware while entering the interrupt service routine.
- HC3: Hardware Clear INT2 flag. Setting this bit allows the flag of external interrupt 3 to be automatically cleared by hardware while entering the interrupt service routine.
- T2CR: Timer 2 Capture Reset. In the Timer 2 Capture Mode this bit enables/disables hardware automatically reset Timer 2 while the value in TL2 and TH2 have been transferred into the capture register.
- T2OE: Timer 2 Output Enable. This bit enables/disables the Timer 2 clock out function.
- DCEN: Down Count Enable: This bit, in conjunction with the T2EX pin, controls the direction that timer 2 counts in 16-bit auto-reload mode.

Bit:	7	6	5	4	3	2	1	0	
	RCAP2L.7	RCAP2L.	6 RCAP2L	.5 RCAP2L.	4 RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.0	
Mn	emonic: RC	AP2L				Addro	ess: Cah		
RCAP2L: This register is used to capture the TL2 value when a timer 2 is configured in capture mode. RCAP2L is also used as the LSB of a 16-bit reload value when timer 2 is configured in auto-reload mode.									
V//A	×-11			- 22		H 00 1 1		1000	
Timer 2 Capture	e MSB								
Bit:	7	6	5	4	3	2	1	0	
F	RCAP2H.7	RCAP2H.6	RCAP2H.5	RCAP2H.4	RCAP2H.3	RCAP2H.2	RCAP2H.1	RCAP2H.0	
Mnemonic: RCAP2H Address: CBh									
				- 29 -	Publication	n Release	Date: Nove	emble; 2007 Revision A	

6.4 Instruction

The W77E516 executes all the instructions of the standard 8032 family. The operation of these instructions, their effect on the flag bits and the status bits is exactly the same. However, timing of these instructions is different. The reason for this is two fold. Firstly, in the W77E516, each machine cycle consists of 4 clock periods, while in the standard 8032 it consists of 12 clock periods. Also, in the W77E516 there is only one fetch per machine cycle i.e. 4 clocks per fetch, while in the standard 8032 there can be two fetches per machine cycle, which works out to 6 clocks per fetch.

The advantage the W77E516 has is that since there is only one fetch per machine cycle, the number of machine cycles in most cases is equal to the number of operands that the instruction has. In case of jumps and calls there will be an additional cycle that will be needed to calculate the new address. But overall the W77E516 reduces the number of dummy fetches and wasted cycles, thereby improving efficiency as compared to the standard 8032.

INSTRUCTION	CARRY	OVERFLOW	AUXILIARY CARRY	INSTRUCTION	CARRY	OVERFLOW	AUXILIARY CARRY
ADD	Х	х	х	CLR C	0		1022
ADDC	Х	Х	Х	CPL C	Х		~
SUBB	Х	Х	Х	ANL C, bit	Х		12.
MUL	0	Х		ANL C, bit	Х		
DIV	0	Х		ORL C, bit	Х		
DA A	Х			ORL C, bit	Х		
RRC A	Х			MOV C, bit	Х		
RLC A	Х			CJNE	Х		
SETB C	1						

Table 2. Instructions that affect Flag settings

A "X" indicates that the modification is as per the result of instruction.

Table 3. Instruction Timing for W77E516

INSTRUCTION	HEX OP-CODE	BYTES	W77E516 MACHINE CYCLES	W77E516 CLOCK CYCLES	8032 CLOCK CYCLES	W77E516 VS. 8032 SPEED RATIO	
NOP	00	1	1	4	12	3	
ADD A, R0	28	1	1	4	12	3	
ADD A, R1	29	1	1	4	12	3	
ADD A, R2	2A	1	1	4 4	12 =	₩ 3	NOCH.
ADD A, R3	2B	1	1	4	12	3	
ADD A, R4	2C	1	1	4	12	3	
ADD A, R5	2D	1	1	4	12	3	

	INSTRUCTION	HEX OP-CODE	BYTES	W77E516 MACHINE CYCLES	W77E516 CLOCK CYCLES	8032 CLOCK CYCLES	W77E516 VS. 8032 SPEED RATIO
C	DJNZ R4, rel	DC	2	3	12	24	2
C	DJNZ R6, rel	DE	2	3	12	24	2
0	DJNZ R7, rel	DF	2	3	12	24	2
0	DJNZ direct, rel	D5	3	4	16	24	1.5
I	NC A	04	1	1	4	12	3
I	NC R0	08	1	1	4	12	3
I	NC R1	09	1	1	4	12	3
I	NC R2	0A	1	1	4	12	3
I	NC R3	0B	1	1	4	12	3
I	NC R4	0C	1	1	4	12	3
I	NC R5	0D	1	1	4	12	3
I	NC R6	0E	1	1	4	12	3
1	NC R7	0F	1	1	4	12	3
I	NC @R0	06	1	1	4	12	3
I	NC @R1	07	1	1	4	12	3
I	NC direct	05	2	2	8	12	1.5
I	NC DPTR	A3	1	2	8	24	3
J	IMP @A+DPTR	73	1	2	8	24	3
J	JZ rel	60	2	3	12	24	2
J	JNZ rel	70	2	3	12	24	2
J	IC rel	40	2	3	12	24	2
J	INC rel	50	2	3	12	24	2
J	JB bit, rel	20	3	4	16	24	1.5
J	JNB bit, rel	30	3	4	16	24	1.5
	JBC bit, rel	10	3	4	16	24	1.5
2 1	CALL addr16	12	3	4	16	24	1.5
	JMP addr16	02	3	4	16	24	1.5
	MUL AB	A4	1	5	20	48	2.4
	MOV A, R0	E8	1	1	4	12	3
N	MOV A, R1	E9	1	1	4	12	3
Ν	MOV A, R2	EA	1	1	4	12	3
Ν	MOV A, R3	EB	1	1 1 2		X 12 =	E E S 2 2 2
	MOV A, R4	EC	1	1	4	12	3
Ν	MOV A, R5	ED	1	1	4	12	3
Ν	MOV A, R6	EE	1	1	4	12	3
Ν	MOV A, R7	EF	1	1	4	12	3
	MOVA @R0	E6	1	1	4	12	3

8

stretching of the instruction only results in the elongation of the MOVX instruction, as if the state of the CPU was held for the desired period. There is no effect on any other instruction or its timing. By default, the Stretch value is set at 1, giving a MOVX instruction of 3 machine cycles. If desired by the user the stretch value can be set to 0 to give the fastest MOVX instruction of only 2 machine cycles.

M2	M1	MO	MACHINE CYCLES	/RD OR /WR STROBE WIDTH IN CLOCKS	/RD OR /WR STROBE WIDTH @25 MHZ	/RD OR /WR STROBE WIDTH @40 MHZ
0	0	0	2	2	80 nS	50 nS
0	0	1	3(default)	4	160 nS	100 nS
0	1	0	4	8	320 nS	200 nS
0	1	1	5	12	480 nS	300 nS
1	0	0	6	16	640 nS	400 nS
1	0	1	7	20	800 nS	500 nS
1	1	0	8	24	960 nS	600 nS
1	1	1	9	28	1120 nS	700 nS

Table 4. Data Memory Cycle Stretch Values



Figure 8: Data Memory Write with Stretch Value = 0



Figure 9: Dada Memory Write with Stretch Value = 1



Figure 10: Dada Memory Write with Stretch Value = 2

6.6 Power Management

The W77E516 has several features that help the user to modify the power consumption of the device. The power saving features are basically the POWER DOWN mode, ECONOMY mode and the IDLE mode of operation.

6.6.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The ALE and PSEN pins are held high during the Idle state. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle mode.

The Idle mode can also be exited by activating the reset. The device can be put into reset either by applying a high on the external RST pin, a Power on/fail reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles I.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the W77E516 is exiting from an Idle mode with a reset, the instruction following the one which put the device into Idle mode is not executed. So there is no danger of unexpected writes.

6.6.2 Economy Mode

The power consumption of microcontroller relates to operating frequency. The W77E516 offers a Economy mode to reduce the internal clock rate dynamically without external components. By default, one machine cycle needs 4 clocks. In Economy mode, software can select 4, 64 or 1024 clocks per machine cycle. It keeps the CPU operating at a acceptable speed but eliminates the power consumption. In the Idle mode, the clock of the core logic is stopped, but all clocked peripherals such as watchdog timer are still running at a rate of clock/4. In the Economy mode, all clocked peripherals run at the same reduced clocks rate as in core logic. So the Economy mode may provide a lower power consumption than idle mode.

Software invokes the Economy mode by setting the appropriate bits in the SFRs. Setting the bits CD0(PMR.6),CD1(PMR.7) decides the instruction cycle rate as below:

CD1	CD0	Clocks/Machine Cycle	
0	0	Reserved	
0	1	4 (default)	
1	0	64	
1	1	1024	

6.8 Reset State

Most of the SFRs and registers on the device will go to the same condition in the reset state. The Program Counter is forced to 0000h and is held there as long as the reset condition is applied. However, the reset state does not affect the on-chip RAM. The data in the RAM will be preserved during the reset. However, the stack pointer is reset to 07h, and therefore the stack contents will be lost. The RAM contents will be lost if the VDD falls below approximately 2V, as this is the minimum voltage level required for the RAM to operate normally. Therefore after a first time power on reset the RAM contents will be indeterminate. During a power fail condition, if the power falls below 2V, the RAM contents are lost. Hence it should be assumed that after a power on/fail reset, POR = 1, the RAM contents are lost.

After a reset most SFRs are cleared. Interrupts and Timers are disabled. The Watchdog timer is disabled if the reset source was a POR. The port SFRs have FFh written into them which puts the port pins in a high state. Port 0 floats as it does not have on-chip pull-ups.

SFR NAME	RESET VALUE	SFR NAME	RESET VALUE
P0	11111111b	IE	0000000b
SP	00000111b	SADDR	0000000b
DPL	0000000b	P3	1111111b
DPH	0000000b	IP	x000000b
DPL1	0000000b	SADEN	0000000b
DPH1	0000000b	T2CON	0000000b
DPS	0000000b	T2MOD	00000x00b
PCON	00xx0000b	RCAP2L	0000000b
TCON	0000000b	RCAP2H	0000000b
TMOD	0000000b	TL2	0000000b
TL0	0000000b	TH2	0000000b
TL1	0000000b	TA	1111111b
TH0	0000000b	PSW	0000000b
TH1	0000000b	WDCON	0x0x0xx0b
CKCON	0000001b	ACC	0000000b
P1	1111111b	EIE	xxx00000b
SCON	0000000b	В	0000000b
SBUF	xxxxxxxb	EIP	xxx00000b
P2	11111111b		=00080000b
SADDR1	0000000b	SADEN1	0000000b
SCON1	0000000b	SBUF1	xxxxxxb
ROMMAP	01xxxxxb	PMR	010xx0x0b
EXIF	0000xxx0b	STATUS	000x0000b
P4	xxxx1111b		

Table 6. SFR Reset Value

Publication Release Date: Novembler, 2007 Revision A

- WTRF: WDCON.2 Watchdog Timer Reset flag. This bit is set whenever a watchdog reset occurs. This bit is useful for determined the cause of a reset. Software must read it, and clear it manually. A Power-fail reset will clear this bit. If EWT = 0, then this bit will not be affected by the watchdog timer.
- EWT: WDCON.1 Enable Watchdog timer Reset. This bit when set to 1 will enable the Watchdog timer reset function. Setting this bit to 0 will disable the Watchdog timer reset function, but will leave the timer running
- RWT: WDCON.0 Reset Watchdog Timer. This bit is used to clear the Watchdog timer and to restart it. This bit is self-clearing, so after the software writes 1 to it the hardware will automatically clear it. If the Watchdog timer reset is enabled, then the RWT has to be set by the user within 512 clocks of the time-out. If this is not done then a Watchdog timer reset will occur.

7.4.2 Clock Control

WD1, WD0: CKCON.7, CKCON.6 – Watchdog Timer Mode select bits. These two bits select the time-out interval for the watchdog timer. The reset time is 512 clock longer than the interrupt time-out value.

The default Watchdog time-out is 2¹⁷ clocks, which is the shortest time-out period. The EWT, WDIF and RWT bits are protected by the Timed Access procedure. This prevents software from accidentally enabling or disabling the watchdog timer. More importantly, it makes it highly improbable that errant code can enable or disable the watchdog timer.

7.5 Serial Port

Serial port in the W77E516 is a full duplex port. The W77E516 provides the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial ports are capable of synchronous as well as asynchronous communication. In Synchronous mode the W77E516 generates the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receive buffer register. The serial port can operate in four different modes as described below.

7.5.1 Mode 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided by the W77E516 whether the device is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is transmitted/received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This baud rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and the W77E516.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of the

8. TIMED ACCESS PROTECTION

The W77E516 has several new features, like the Watchdog timer, on-chip ROM size adjustment, wait state control signal and Power on/fail reset flag, which are crucial to proper operation of the system. If left unprotected, errant code may write to the Watchdog control bits resulting in incorrect operation and loss of control. In order to prevent this, the W77E516 has a protection scheme which controls the write access to critical bits. This protection scheme is done using a timed access.

In this method, the bits which are to be protected have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. This write enable window is open for 3 machine cycles if certain conditions are met. After 3 machine cycles, this window automatically closes. The window is opened by writing Aah and immediately 55h to the Timed Access(TA) SFR. This SFR is located at address C7h. The suggested code for opening the timed access window is

TA	REG 0C7h	; define new register TA, located at 0C7h
MOV	TA, #0Aah	
MOV	TA, #055h	

When the software writes Aah to the TA SFR, a counter is started. This counter waits for 3 machine cycles looking for a write of 55h to TA. If the second write (55h) occurs within 3 machine cycles of the first write (Aah), then the timed access window is opened. It remains open for 3 machine cycles, during which the user may write to the protected bits. Once the window closes the procedure must be repeated to access the other protected bits.

Examples of Timed Assessing are shown below.

Example 1: Valid access

-				
MC	DV TA,	#0Aah	3 M/C	Note: M/C = Machine Cycles
MC	DV TA,	#055h	3 M/C	
MC	WD WD	CON, #00h	3 M/C	
Example 2: V	Valid acce	ess		
MC	DV TA,	#0Aah	3 M/C	
MC	DV TA,	#055h	3 M/C	
NO	P		1 M/C	
SE	TB EW	Т	2 M/C	
Example 3: I	Invalid acc	cess		
MC	OV TA,	#0Aah	3 M/C	
MC	ον τa,	#055h	3 M/C	
NO	P		1 M/C	
NO	P		1 M/C	
CLI	R POI	R	2 M/C	





11.3 Data Memory Write Cycle





12.2 Expanded External Data Memory and Oscillator

Figure B



	MAIN_4K: MOV	TA, #AAH		
	MOV MOV MOV	TA, #55H CHPCON, #03H TCON, #00H TMOD #01H	; CHPCON = 03H, ENABLE IN-SYSTEM PROGRAMMING. ; TCON = 00H, TR = 0 TIMER0 STOP : TMOD = 01H, SET TIMER0 A 16BIT TIMER	
	MOV MOV MOV MOV	IP, #00H IE, #82H R6, #F0H R7, #FFH	; IP = 00H ; IE = 82H, TIMERO INTERRUPT ENABLED	
	MOV MOV MOV MOV	TL0, R6 TH0, R7 TCON, #10H PCON, #01H	; TCON = 10H, TR0 = 1, GO ; ENTER IDLE MODE	
	UPDATE_64	4K:		
	MOV	TCON, #00H	; TCON = 00H , TR = 0 TIM0 STOP	
	MOV MOV	IP, #00H IE. #82H	; IP = 00H : IE = 82H. TIMER0 INTERRUPT ENABLED	
	MOV	TMOD,#01H	; TMOD = 01H, MODE1	
	MOV	R6, #D0H	DEPENDING ON USER'S SYSTEM CLOCK RATE.	
	MOV	R7,#8AH		
	MOV	TH0,R7		
	ERASE P 4	< :		
	MOV	SFRCN, #22H	; SFRCN = 22H, ERASE 64K APROM0	
	MOV	TCON, #10H	; SFRON = A2H, ERASE 64K APROM1 ; TCON = 10H, TR0 = 1,GO	
	MOV	PCON, #01H	; ENTER IDLE MODE (FOR ERASE OPERATION)	
	;* BLANK CH	ECK		
	;*************************************	SFRCN. #0H	: SFRCN = 00H. READ 64KB APROM0	
			; SFRCN = 80H, READ 64KB APROM1	
	MOV	SFRAH, #0H SFRAL, #0H	; START ADDRESS = 0H	
	MOV	R6, #FDH	; SET TIMER FOR READ OPERATION, ABOUT 1.5 σ S.	
	MOV	R7, #FFH TL0, R6		
	MOV	TH0, R7		
	BLANK_CHE	CK_LOOP:		
	SETB	TR0	; ENABLE TIMER 0	
	MOV	A, SFRFD	; READ ONE BYTE	
I	CJNE INC MOV JNZ INC	A, #FFH, BLAI SFRAL A, SFRAL BLANK_CHEC SFRAH	NK_CHECK_ERROR ; NEXT ADDRESS K_LOOP	
	MOV	A, SFRAH A, #0H,BLANK	CHECK_LOOP ; END ADDRESS = FFFFH	
	JMP	PROGRAM_64	(ROM	

VERSION	VERSION DATE		DESCRIPTION				
A1 Aug. 2002		-	Initial Issued				
A2	Feb. 22, 2005	3	Add lead free package part number				
A3	April 18, 2005	85	Add Important Notice				
A 4	Aug 11, 2005	3, 5, 12	Add Port 0 pull-up resisters information				
A4	Aug 11, 2005	72	Remove encrypt function of Security bits B2 description				
A5	September 29, 2006		Remove block diagram				
A6	A6 November 6, 2006		Remove all leaded package parts				
A7	February 1, 2007	13	Revise the Timer Mode Setting to "Mode 1: 16-bits, no prescale".				
A8	April 12, 2007	50	Revise that Power Down Mode is released by external interrupt configured as either level or edge detect.				
40	Nevember 10, 2007	-	Remove NVM description				
A9	November 19, 2007	80	Change chapter 12.1 Figure A to crystal connections				

15. VERSION HISTORY

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed , "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed fo r vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a resu It of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners