

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-40-13
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1301q040f0032abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### XMC1300 Data Sheet

#### Revision History: V1.9 2017-03

Previous	٧	ersion.	V	1	8	201	16-09

Page	Subjects
Page 10, Page 12	Add marking option for XMC1301-T038X0032.

#### **Trademarks**

C166<sup>™</sup>, TriCore<sup>™</sup>, XMC<sup>™</sup> and DAVE<sup>™</sup> are trademarks of Infineon Technologies AG. ARM<sup>®</sup>, ARM Powered<sup>®</sup> and AMBA<sup>®</sup> are registered trademarks of ARM, Limited.


Cortex<sup>™</sup>, CoreSight<sup>™</sup>, ETM<sup>™</sup>, Embedded Trace Macrocell<sup>™</sup> and Embedded Trace Buffer<sup>™</sup> are trademarks of ARM, Limited.

#### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com







#### **Table of Contents**

# **Table of Contents**

1 1.1 1.2 1.3 1.4	Summary of Features         8           Ordering Information         10           Device Types         10           Device Type Features         12           Chip Identification Number         12
2 2.1 2.2 2.2.1 2.2.2 2.2.3	General Device Information16Logic Symbols16Pin Configuration and Definition18Package Pin Summary22Port I/O Function Description25Hardware Controlled I/O Function Description27
3 3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5 3.3.6 3.3.6.1 3.3.6.2 3.3.6.3	Electrical Parameters         33           General Parameters         33           Parameter Interpretation         33           Absolute Maximum Ratings         34           Pin Reliability in Overload         35           Operating Conditions         37           DC Parameters         38           Input/Output Characteristics         38           Analog to Digital Converters (ADC)         42           Out of Range Comparator (ORC) Characteristics         46           Analog Comparator Characteristics         48           Temperature Sensor Characteristics         49           Power Supply Current         50           Flash Memory Parameters         55           AC Parameters         55           Testing Waveforms         56           Power-Up and Supply Monitoring Characteristics         57           On-Chip Oscillator Characteristics         59           Serial Wire Debug Port (SW-DP) Timing         61           SPD Timing Requirements         62           Peripheral Timings         63           Synchronous Serial Interface (USIC SSC) Timing         63           Inter-IC (IIC) Interface Timing         66           Inter-IC Sound (IIS) Interface Timing         68
<b>4</b> 4.1 4.1.1 4.2	Package and Reliability70Package Parameters70Thermal Considerations70Package Outlines72



**About this Document** 

## **About this Document**

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1300 series devices.

The document describes the characteristics of a superset of the XMC1300 series devices. For simplicity, the various device types are referred to by the collective term XMC1300 throughout this document.

#### XMC1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
  - decribes the functionality of the superset of devices.
- Data Sheets
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <a href="http://www.infineon.com/xmc1000">http://www.infineon.com/xmc1000</a> to get access to the latest versions of those documents.



#### **General Device Information**




Figure 5 XMC1300 PG-TSSOP-28 Pin Configuration (top view)




Figure 6 XMC1300 PG-TSSOP-16 Pin Configuration (top view)

Subject to Agreement on the Use of Product Information



#### **General Device Information**

## 2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	N	N	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD\_INOUT(standard bi-directional pads)
- STD\_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD\_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	13	15	7	STD_IN OUT	
P0.1	24	18	-	-	-	STD_IN OUT	
P0.2	25	19	-	-	-	STD_IN OUT	
P0.3	26	20	-	-	-	STD_IN OUT	
P0.4	27	21	14	-	-	STD_IN OUT	
P0.5	28	22	15	16	8	STD_IN OUT	
P0.6	29	23	16	17	9	STD_IN OUT	



#### **General Device Information**




Figure 9 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn\_IN.y, Pn\_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn\_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the Port I/O Functions table for the complete Port I/O function mapping.

# XMC1300 AB-Step XMC1000 Family

## Table 9 Port I/O Functions (cont'd)

	_			`													
Function	Outputs							Inputs			1		1	1			_
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input
P0.14	BCCU0. OUT7				CCU80. OUT31	USICO_C H0.DOUT 0	USICO_C H0.SCLK OUT			POSIF0. IN1B		USICO_C H0.DX0A	USICO_C H0.DX1A				
P0.15	BCCU0. OUT8				CCU80. OUT30	USICO_C H0.DOUT 0	USIC0_C H1.MCLK OUT			POSIF0. IN2B		USICO_C H0.DX0B					
21.0	BCCU0. OUT0	CCU40. OUT0			CCU80. OUT00	ACMP1. OUT	USICO_C H0.DOUT 0			POSIF0. IN2A		USICO_C H0.DX0C					
P1.1	VADC0. EMUX00	CCU40. OUT1			CCU80. OUT01	USICO_C H0.DOUT 0	USICO_C H1.SELO 0			POSIF0. IN1A		USICO_C H0.DX0D	USICO_C H0.DX1D				
P1.2	VADC0. EMUX01	CCU40. OUT2			CCU80. OUT10	ACMP2. OUT	USIC0_C H1.DOUT 0			POSIF0. IN0A		USICO_C H1.DX0B					
P1.3	VADC0. EMUX02	CCU40. OUT3			CCU80. OUT11	USICO_C H1.SCLK OUT	USIC0_C H1.DOUT 0										
P1.4	VADC0. EMUX10	USICO_C H1.SCLK OUT			CCU80. OUT20	USICO_C H0.SELO 0	USICO_C H1.SELO 1										
P1.5	VADC0. EMUX11	USICO_C H0.DOUT 0		BCCU0. OUT1	CCU80. OUT21	USICO_C H0.SELO 1	USICO_C H1.SELO 2					USICO_C H1.DX5F					
P1.6	VADC0. EMUX12	USICO_C H1.DOUT 0		USICO_C H0.SCLK OUT	BCCU0. OUT2		USICO_C H1.SELO 3			USICO_C H0.DX5F							
P2.0	ERU0. PDOUT3	CCU40. OUT0	ERU0. GOUT3		CCU80. OUT20		USICO_C H0.SCLK OUT		VADC0. G0CH5		ERU0.0B 0	USICO_C H0.DX0E		USIC0_C H1.DX2F			
P2.1	ERU0. PDOUT2	CCU40. OUT1	ERU0. GOUT2		CCU80. OUT21	USICO_C H0.DOUT 0	USICO_C H1.SCLK OUT		VADC0. G0CH6		ERU0.1B 0	USICO_C H0.DX0F	USIC0_C H1.DX3A				
P2.2								ACMP2.I NN	VADC0. G0CH7		ERU0.0B	USICO_C H0.DX3A	USICO_C H0.DX4A	USIC0_C H1.DX5A			
P2.3									VADC0. G1CH5		ERU0.1B	USICO_C H0.DX5B	USIC0_C H1.DX3C	USIC0_C H1.DX4C	ORC1.AI		
P2.4									VADC0. G1CH6		ERU0.0A 1	USICO_C H0.DX3B	USIC0_C H0.DX4B	USIC0_C H1.DX5B			
P2.5									VADC0. G1CH7		ERU0.1A 1			USIC0_C H1.DX4E			



## 3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1300. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 15 Operating Conditions Parameters

Parameter	Symb	ol		Values	3	Unit	Note /	
			Min. Typ.		Max.		Test Condition	
Ambient Temperature	$T_{A}$	SR	-40	-	85	°C	Temp. Range F	
			-40	_	105	°C	Temp. Range X	
Digital supply voltage <sup>1)</sup>	$V_{DDP}$	SR	1.8	_	5.5	V		
MCLK Frequency	$f_{MCLK}$	CC	-	_	33.2	MHz	CPU clock	
PCLK Frequency	$f_{PCLK}$	CC	-	-	66.4	MHz	Peripherals clock	
Short circuit current of digital outputs	$I_{\mathrm{SC}}$	SR	-5	-	5	mA		
Absolute sum of short circuit currents of the device	$\Sigma I_{SC\_D}$	SR	_	-	25	mA		

<sup>1)</sup> See also the Supply Monitoring thresholds, Chapter 3.3.2.



#### 3.2 DC Parameters

## 3.2.1 Input/Output Characteristics

Table 16 provides the characteristics of the input/output pins of the XMC1300.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Unless otherwise stated, input DC and AC characteristics, including peripheral timings, assume that the input pads operate with the standard hysteresis.

Table 16 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbo	ol	Limit '	Values	Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins	$V_{OLP}$	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
(with standard pads)			_	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	$V_{OLP1}$	CC	_	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	I <sub>OL</sub> = 10 mA (5 V)
			_	0.4	V	$I_{\rm OL}$ = 5 mA (3.3 V)
Output high voltage on port pins	$V_{OHP}$	CC	V <sub>DDP</sub> - 1.0	_	V	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)
(with standard pads)			V <sub>DDP</sub> - 0.4	-	V	$I_{OH}$ = -4.5 mA (5 V) $I_{OH}$ = -2.5 mA (3.3 V)
Output high voltage on high current pads	$V_{OHP1}$	CC	V <sub>DDP</sub> - 0.32	_	V	$I_{\rm OH}$ = -6 mA (5 V)
			V <sub>DDP</sub> - 1.0	_	V	$I_{\rm OH}$ = -8 mA (3.3 V)
			V <sub>DDP</sub> - 0.4	_	V	$I_{\rm OH}$ = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	$V_{ILPS}$	SR	-	$0.19 \times V_{\text{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)






Figure 11 ADC Voltage Supply



## 3.2.4 Analog Comparator Characteristics

Table 19 below shows the Analog Comparator characteristics.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 19 Analog Comparator Characteristics (Operating Conditions apply)

Parameter	Symbol		Li	mit Val	ues	Unit	
			Min. Typ. Max.			Test Conditions	
Input Voltage	$V_{CMP}$	SR	-0.05	_	V <sub>DDP</sub> + 0.05	V	
Input Offset	$V_{CMPOFF}$	CC	_	+/-3	_	mV	High power mode $\Delta~V_{\rm CMP}$ < 200 mV
			-	+/-20	_	mV	Low power mode $\Delta~V_{\rm CMP}$ < 200 mV
Propagation Delay <sup>1)</sup>	$t_{PDELAY}$	CC	_	25	_	ns	High power mode, $\Delta~V_{\rm CMP}$ = 100 mV
			-	80	_	ns	High power mode, $\Delta~V_{\rm CMP}$ = 25 mV
			-	250	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 100 mV
			-	700	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 25 mV
Current Consumption	$I_{ACMP}$	CC	_	100	_	μΑ	First active ACMP in high power mode, $\Delta V_{\rm CMP}$ > 30 mV
			_	66	-	μΑ	Each additional ACMP in high power mode, $\Delta V_{\rm CMP}$ > 30 mV
			-	10	_	μΑ	First active ACMP in low power mode
			_	6	-	μΑ	Each additional ACMP in low power mode
Input Hysteresis	$V_{HYS}$	CC	-	+/-15	_	mV	
Filter Delay <sup>1)</sup>	$t_{\sf FDELAY}$	CC	_	5	_	ns	

<sup>1)</sup> Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.



**Figure 14** shows typical graphs for active mode supply current for  $V_{DDP} = 5V$ ,  $V_{DDP} = 3.3V$ ,  $V_{DDP} = 1.8V$  across different clock frequencies.




Figure 14 Active mode, a) peripherals clocks enabled, b) peripherals clocks disabled: Supply current I<sub>DDPA</sub> over supply voltage V<sub>DDP for different clock</sub> frequencies

Subject to Agreement on the Use of Product Information



## 3.2.7 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 23 Flash Memory Parameters

Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Erase Time per page / sector	t <sub>ERASE</sub> CC	6.8	7.1	7.6	ms	
Program time per block	t <sub>PSER</sub> CC	102	152	204	μS	
Wake-Up time	t <sub>WU</sub> CC	_	32.2	-	μS	
Read time per word	t <sub>a</sub> CC	_	50	-	ns	
Data Retention Time	t <sub>RET</sub> CC	10	_	_	years	Max. 100 erase / program cycles
Flash Wait States 1)	$N_{WSFLASH}CC$	0	0	0		$f_{\rm MCLK} = 8  \rm MHz$
		0	1	1		$f_{\rm MCLK} = 16  \rm MHz$
		1	1.3	2		$f_{\rm MCLK} = 32  {\rm MHz}$
Fixed Flash Wait States configured in bit	N <sub>FWSFLASH</sub> SR	0	0	1		NVM_CONFIG1.FI XWS = $1_B$ , $f_{MCLK} \le 16 \text{ MHz}$
NVM_NVMCONF.WS		1	1	1		NVM_CONFIG1.FI XWS = $1_B$ , $16 \text{ MHz} < f_{\text{MCLK}} \le$ 32  MHz
Erase Cycles	N <sub>ECYC</sub> CC	_	_	5*10 <sup>4</sup>	cycles	Sum of page and sector erase cycles
Total Erase Cycles	N <sub>TECYC</sub> CC	_	-	2*10 <sup>6</sup>	cycles	

<sup>1)</sup> Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



## 3.3.2 Power-Up and Supply Monitoring Characteristics

Table 24 provides the characteristics of the power-up and supply monitoring in XMC1300.

The guard band between the lowest valid operating voltage and the brownout reset threshold provides a margin for noise immunity and hysteresis. The electrical parameters may be violated while  $V_{\rm DDP}$  is outside its operating range.

The brownout detection triggers a reset within the defined range. The prewarning detection can be used to trigger an early warning and issue corrective and/or fail-safe actions in case of a critical supply voltage drop.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 24 Power-Up and Supply Monitoring Parameters (Operating Conditions apply)

Parameter	Symbol	V	/alues		Unit	Note /
		Min.	Тур.	Max.		Test Condition
$\overline{V_{\mathrm{DDP}}}$ ramp-up time	$t_{RAMPUP}SR$	$V_{ m DDP}/ \ S_{ m VDDPrise}$	_	10 <sup>7</sup>	μS	
$V_{\mathrm{DDP}}$ slew rate	$S_{ m VDDPOP}$ SR	0	_	0.1	V/μs	Slope during normal operation
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event
	$S_{ m VDDPfall}^{-1)}{ m SR}$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits <sup>2)</sup>
$\overline{V_{\mathrm{DDP}}}$ prewarning voltage	$V_{DDPPW}$ CC	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 <sub>B</sub>
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 <sub>B</sub>
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 <sub>B</sub>

Subject to Agreement on the Use of Product Information



## 3.3.6.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 31 USIC IIC Standard Mode Timing<sup>1)</sup>

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	-	-	1000	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	250	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximalely 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 32 USIC IIC Fast Mode Timing<sup>1)</sup>

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		<b>Test Condition</b>
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	C <sub>b</sub> SR	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

<sup>2)</sup> C<sub>b</sub> refers to the total capacitance of one bus line in pF.






Figure 23 USIC IIC Stand and Fast Mode Timing

## 3.3.6.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.  $\label{eq:using_parameters}$ 

Note: Operating Conditions apply.

Table 33 USIC IIS Master Transmitter Timing

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t <sub>1</sub> CC	$2/f_{MCLK}$	-	-	ns	$V_{DDP} \geq 3\;V$
		4/f <sub>MCLK</sub>	-	-	ns	$V_{DDP}\!<\!3\;V$
Clock HIGH	t <sub>2</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Clock Low	t <sub>3</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Hold time	t <sub>4</sub> CC	0	-	-	ns	
Clock rise time	t <sub>5</sub> CC	-	-	0.15 x	ns	
				$t_{1min}$		



#### Package and Reliability

# 4 Package and Reliability

The XMC1300 is a member of the XMC1000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

## 4.1 Package Parameters

Table 35 provides the thermal characteristics of the packages used in XMC1300.

Table 35 Thermal Characteristics of the Packages

Parameter	Symbol	Limit Values		Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	Ex × Ey	-	2.7 × 2.7	mm	PG-VQFN-24-19
	CC	-	3.7 × 3.7	mm	PG-VQFN-40-13
Thermal resistance Junction-Ambient	$R_{\Theta \sf JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 <sup>1)</sup>
		-	83.2	K/W	PG-TSSOP-28-16 <sup>1)</sup>
		-	70.3	K/W	PG-TSSOP-38-9 <sup>1)</sup>
		-	46.0	K/W	PG-VQFN-24-19 <sup>1)</sup>
		-	38.4	K/W	PG-VQFN-40-13 <sup>1)</sup>

<sup>1)</sup> Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{\rm SSP}$ , independent of EMC and thermal requirements.

#### 4.1.1 Thermal Considerations

When operating the XMC1300 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.



## Package and Reliability




Figure 28 PG-TSSOP-16-8



## Package and Reliability




Figure 29 PG-VQFN-24-19