

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I ² S, POR, PWM, WDT
Number of I/O	11
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-16-8
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1301t016x0016abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2017-03 Published by Infineon Technologies AG 81726 Munich, Germany © 2017 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Summary of Features

1 Summary of Features

The XMC1300 devices are members of the XMC1000 Family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1300 series addresses the real-time control needs of motor control, digital power conversion. It also features peripherals for LED Lighting applications.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High-performance 32-bit ARM Cortex-M0 CPU
 - Most 16-bit Thumb and subset of 32-bit Thumb2 instruction set
 - Single cycle 32-bit hardware multiplier
 - System timer (SysTick) for Operating System support



Summary of Features

Derivative	Value	Marking
XMC1302-T038X0128	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00021000 201ED083 _H	AB
XMC1302-T038X0200	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00033000 201ED083 _H	AB
XMC1301-Q024F0008	00013062 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-Q024F0016	00013062 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024F0016	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024F0032	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q024F0064	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-Q024X0016	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024X0032	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q024X0064	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1301-Q040F0008	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-Q040F0016	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-Q040F0032	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q040X0016	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q040X0032	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q040X0064	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
		1

Table 4 XMC1300 Chip Identification Number (cont'd)



XMC1300 AB-Step XMC1000 Family

General Device Information




Figure 7 XMC1300 PG-VQFN-24 Pin Configuration (top view)



Table 6	6 Package Pin Mapping (cont'd)										
Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes				
P0.7	30	24	17	18	10	STD_IN OUT					
P0.8	33	27	18	19	11	STD_IN OUT					
P0.9	34	28	19	20	12	STD_IN OUT					
P0.10	35	29	20	-	-	STD_IN OUT					
P0.11	36	30	-	-	-	STD_IN OUT					
P0.12	37	31	21	21	-	STD_IN OUT					
P0.13	38	32	22	22	-	STD_IN OUT					
P0.14	39	33	23	23	13	STD_IN OUT					
P0.15	40	34	24	24	14	STD_IN OUT					
P1.0	22	16	12	14	-	High Current					
P1.1	21	15	11	13	-	High Current					
P1.2	20	14	10	12	-	High Current					
P1.3	19	13	9	11	-	High Current					
P1.4	18	12	-	-	-	High Current					
P1.5	17	11	-	-	-	High Current					
P1.6	16	-	-	-	-	STD_IN OUT					
P2.0	1	35	25	1	15	STD_IN OUT/AN					

Table 6 Package Pin Mapping (cont'd)



Table 6	Package Pin Mapping (cont'd)										
Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes				
P2.1	2	36	26	2	-	STD_IN OUT/AN					
P2.2	3	37	27	3	-	STD_IN/ AN					
P2.3	4	38	-	-	-	STD_IN/ AN					
P2.4	5	1	-	-	-	STD_IN/ AN					
P2.5	6	2	28	-	-	STD_IN/ AN					
P2.6	7	3	1	4	16	STD_IN/ AN					
P2.7	8	4	2	5	1	STD_IN/ AN					
P2.8	9	5	3	5	1	STD_IN/ AN					
P2.9	10	6	4	6	2	STD_IN/ AN					
P2.10	11	7	5	7	3	STD_IN OUT/AN					
P2.11	12	8	6	8	4	STD_IN OUT/AN					
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND				
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage				
VDDP	15	10	8	10	6	Power	When VDD is supplied, VDDP has to be supplied with the same voltage.				






Figure 9 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the **Port I/O Functions** table for the complete Port I/O function mapping.



2.2.3 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

Function	Outputs	Inputs	Pull Control				
	HWO0	HWIO	HW0_PD	HW0_PU			
P0.0	MODB.OUT	MODB.INA					
Pn.y			MODC.OUT	MODC.OUT			

Table 8 Hardware Controlled I/O Function Description

By Pn_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0_PD/HW1_PD and HW0_PU/HW1_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the **Hardware Controlled I/O Functions** table for the complete hardware I/O and pull control function mapping.

Table 9Port I/O Functions (cont'd)

Function	Function Outputs				Outputs Inputs												
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input
P2.6								ACMP1.I NN	VADC0. G0CH0		ERU0.2A 1			USIC0_C H1.DX5D			
P2.7								ACMP1.I NP	VADC0. G1CH1		ERU0.3A 1			USIC0_C H1.DX4D			
P2.8								ACMP0.I NN	VADC0. G0CH1	VADC0. G1CH0	ERU0.3B 1			USIC0_C H1.DX5C			
P2.9								ACMP0.I NP	VADC0. G0CH2	VADC0. G1CH4	ERU0.3B 0			USIC0_C H1.DX4B			
P2.10	ERU0. PDOUT1	CCU40. OUT2	ERU0. GOUT1		CCU80. OUT30		USIC0_C H1.DOUT 0		VADC0. G0CH3	VADC0. G1CH2	ERU0.2B 0		USIC0_C H0.DX4C				
P2.11	ERU0. PDOUT0	CCU40. OUT3	ERU0. GOUT0		CCU80. OUT31	USIC0_C H1.SCLK OUT	USIC0_C H1.DOUT 0		VADC0. G0CH4	VADC0. G1CH3	ERU0.2B 1	USIC0_C H1.DX0E	USIC0_C H1.DX1E				

Infineon

Data Sheet



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Parameter	Symb	ol		Va	lues	Unit	Note /
			Min	Тур.	Max.		Test Cond ition
Junction temperature	T_{J}	SR	-40	_	115	°C	-
Storage temperature	$T_{\rm ST}$	SR	-40	-	125	°C	-
Voltage on power supply pin with respect to $V_{\rm SSP}$	V_{DDP}	SR	-0.3	-	6	V	-
Voltage on digital pins with respect to $V_{\rm SSP}^{1)}$	$V_{\rm IN}$	SR	-0.5	-	V_{DDP} + 0.5 or max. 6	V	whichever is lower
Voltage on P2 pins with respect to $V_{\rm SSP}^{2)}$	V_{INP2}	SR	-0.3	-	V _{DDP} + 0.3	V	-
Voltage on analog input pins with respect to $V_{\rm SSP}$	$\begin{array}{c} V_{\rm AIN} \\ V_{\rm AREF} \end{array}$	SR	-0.5	-	V_{DDP} + 0.5 or max. 6	V	whichever is lower
Input current on any pin during overload condition	I _{IN}	SR	-10	-	10	mA	-
Absolute maximum sum of all input currents during overload condition	ΣI _{IN}	SR	-50	-	+50	mA	-

Table 11 Absolute Maximum Rating Parameters

1) Excluding port pins P2.[1,2,6,7,8,9,11].

2) Applicable to port pins P2.[1,2,6,7,8,9,11].






Figure 10 Input Overload Current via ESD structures

 Table 13 and Table 14 list input voltages that can be reached under overload conditions.


 Note that the absolute maximum input voltages as defined in the Absolute Maximum Ratings must not be exceeded during overload.

Table 13 PN-Junction Characterisitics for positive Overload

Pad Type	<i>I</i> _{ov} = 5 mA
Standard, High-current, AN/DIG_IN	$\begin{split} V_{\rm IN} &= V_{\rm DDP} + 0.5 \ V \\ V_{\rm AIN} &= V_{\rm DDP} + 0.5 \ V \\ V_{\rm AREF} &= V_{\rm DDP} + 0.5 \ V \end{split}$
P2.[1,2,6:9,11]	$V_{\rm INP2} = V_{\rm DDP} + 0.3 \text{ V}$

Table 14 PN-Junction Characterisitics for negative Overload

Pad Type	<i>I</i> _{OV} = 5 mA
Standard, High-current, AN/DIG_IN	$\begin{split} V_{\rm IN} &= V_{\rm SS} - 0.5 \ {\rm V} \\ V_{\rm AIN} &= V_{\rm SS} - 0.5 \ {\rm V} \\ V_{\rm AREF} &= V_{\rm SS} - 0.5 \ {\rm V} \end{split}$
P2.[1,2,6:9,11]	$V_{\rm INP2} = V_{\rm SS}$ - 0.3 V





Parameter	Symbol		Limit	Values	Unit	Test Conditions
			Min.	Min. Max.		
Input Hysteresis ⁸⁾	HYS	СС	$0.08 imes V_{ m DDP}$	-	V	CMOS Mode (5 V), Standard Hysteresis
			$0.03 imes V_{ m DDP}$	-	V	CMOS Mode (3.3 V), Standard Hysteresis
			$0.02 \times V_{ m DDP}$	-	V	CMOS Mode (2.2 V), Standard Hysteresis
			$0.5 imes V_{ m DDP}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(5 V), Large Hysteresis
			$0.4 imes V_{ m DDP}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$0.2 imes V_{ m DDP}$	$0.65 \times V_{ m DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis
Pin capacitance (digital inputs/outputs)	C _{IO}	СС	-	10	pF	
Pull-up resistor on port pins	R _{PUP}	CC	20	50	kohm	$V_{\rm IN} = V_{\rm SSP}$
Pull-down resistor on port pins	R _{PDP}	CC	20	50	kohm	$V_{\rm IN} = V_{\rm DDP}$
Input leakage current ⁹⁾	I _{OZP}	CC	-1	1	μA	$0 < V_{\rm IN} < V_{\rm DDP},$ $T_{\rm A} \le 105 \ ^{\circ}{ m C}$
Voltage on any pin during $V_{\rm DDP}$ power off	V _{PO}	SR	-	0.3	V	10)
Maximum current per pin (excluding P1, V_{DDP} and V_{SS})	I _{MP}	SR	-10	11	mA	-
Maximum current per high currrent pins	I _{MP1A}	SR	-10	50	mA	-
Maximum current into V _{DDP} (TSSOP16, VQFN24)	I _{MVDD1}	SR	-	130	mA	18)
Maximum current into V _{DDP} (TSSOP38, VQFN40)	I _{MVDD2}	SR	-	260	mA	18)

Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)



Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol	Limit	Values	Unit	Test Conditions	
		Min.	Max.			
Maximum current out of $V_{\rm SS}$ (TSSOP16, VQFN24)	I _{MVSS1} SR	-	130	mA	18)	
Maximum current out of $V_{\rm SS}$ (TSSOP38, VQFN40)	I _{MVSS2} SR	-	260	mA	18)	

1) Rise/Fall time parameters are taken with 10% - 90% of supply.

2) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.150 ns/pF at 5 V supply voltage.

3) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.205 ns/pF at 3.3 V supply voltage.

4) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.445 ns/pF at 1.8 V supply voltage.

5) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.225 ns/pF at 5 V supply voltage.

6) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.288 ns/pF at 3.3 V supply voltage.

7) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.588 ns/pF at 1.8 V supply voltage.

 Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

9) An additional error current (I_{INI}) will flow if an overload current flows through an adjacent pin.

10) However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.



Table 22 provides the active current consumption of some modules operating at 5 V power supply at 25° C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Active Current Consumption	Symbol	Limit Values	Unit	Test Condition
		Тур.		
Baseload current	I _{CPUDDC}	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP ¹⁾
VADC and SHS	I _{ADCDDC}	3.4	mA	Set CGATCLR0.VADC to 1 ²⁾
USIC0	I _{USIC0DDC}	0.87	mA	Set CGATCLR0.USIC0 to 1 ³⁾
CCU40	I _{CCU40DDC}	0.94	mA	Set CGATCLR0.CCU40 to 1 ⁴⁾
CCU80	I _{CCU80DDC}	0.42	mA	Set CGATCLR0.CCU80 to 1 ⁵⁾
POSIF0	I _{PIF0DDC}	0.26	mA	Set CGATCLR0.POSIF0 to 16)
BCCU0	I _{BCCU0DDC}	0.24	mA	Set CGATCLR0.BCCU0 to 1 ⁷⁾
MATH	I _{MATHDDC}	0.35	mA	Set CGATCLR0.MATH to 18)
WDT	I _{WDTDDC}	0.03	mA	Set CGATCLR0.WDT to 19)
RTC	I _{RTCDDC}	0.01	mA	Set CGATCLR0.RTC to 1 ¹⁰⁾

Table 22 Typical Active Current Consumption

1) Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.

2) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode

3) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms

4) Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle

- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU8 slice with PWM frequency at 1500Hz and a period match interrupt used to toggle duty cycle between 10% and 90%
- 6) Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, hall sensor mode
- Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, FCLK=0.8MHz, Normal mode (BCCU Clk = FCLK/4), 3 BCCU Channels and 1 Dimming Engine, change color or dim every 1s
- Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, tangent calculation in while loop; CORDIC circular rotation, no keep, autostart; 32-by-32 bit signed DIV, autostart, DVS right shift by 11
- Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 10) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled



3.3.3 On-Chip Oscillator Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 25 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1300.

Parameter	Symbol		Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
Nominal frequency	f _{nom}	CC	-	64	-	MHz	under nominal conditions ¹⁾ after trimming
Accuracy ²⁾	Δf_{LT}	CC	-1.7	-	3.4	%	with respect to f_{NOM} (typ), over temperature $(T_A = 0 \ ^\circ C \ to \ 85 \ ^\circ C)$
			-3.9	-	4.0	%	with respect to f_{NOM} (typ), over temperature $(T_A = -40 \degree C \text{ to } 105 \degree C)$

Table 25 64 MHz DCO1 Characteristics (Operating Conditions apply)

1) The deviation is relative to the factory trimmed frequency at nominal V_{DDC} and T_{A} = + 25 °C.

2) The accuracy can be further improved through alternative methods, refer to XMC1000 Oscillator Handling Application Note.






Figure 20 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.

Figure 20 Typical DCO1 accuracy over temperature

Table 26 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1300.

Parameter	Symbol		Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
Nominal frequency	$f_{\rm NOM}$	СС	_	32.75	-	kHz	under nominal conditions ¹⁾ after trimming
Accuracy	Δf_{LT}	CC	-1.7	-	3.4	%	with respect to f_{NOM} (typ), over temperature (0 °C to 85 °C)
			-3.9	-	4.0	%	with respect to <i>f</i> _{NOM} (typ), over temperature (-40 °C to 105 °C)

Table 26 32 kHz DCO2 Characteristics (Operating Conditions apply)

1) The deviation is relative to the factory trimmed frequency at nominal V_{DDC} and T_{A} = + 25 °C.






Figure 22 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.






Figure 24	USIC IIS Master	Transmitter Timing	
-----------	-----------------	--------------------	--

Table 34 USIC IIS Slave Receiver Tilling							
Parameter	Symbol		Values	;	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Clock period	t ₆ SR	4/f _{MCLK}	-	-	ns		
Clock HIGH	<i>t</i> 7 SR	0.35 x t _{6min}	-	-	ns		
Clock Low	<i>t</i> 8 SR	0.35 x <i>t</i> ₆ min	-	-	ns		
Set-up time	<i>t</i> 9 SR	0.2 x <i>t</i> ₆ min	-	-	ns		
Hold time	t10 SR	10	-	-	ns		

Table 34	USIC IIS Slave	Receiver	Timing
----------	----------------	----------	--------




Figure 25 USIC IIS Slave Receiver Timing



Quality Declaration

5 Quality Declaration

Table 36 shows the characteristics of the quality parameters in the XMC1300.

Table 36 Quality Parameters

Parameter	Symbol	Limit Values		Unit	Notes	
		Min.	Max.			
ESD susceptibility according to Human Body Model (HBM)	V _{HBM} SR	-	2000	V	Conforming to EIA/JESD22- A114-B	
ESD susceptibility according to Charged Device Model (CDM) pins	V _{CDM} SR	-	500	V	Conforming to JESD22-C101-C	
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020D	
Soldering temperature	$T_{ m SDR}$ SR	-	260	°C	Profile according to JEDEC J-STD-020D	

www.infineon.com

Published by Infineon Technologies AG