

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I ² S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1301t038f0016abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



XMC1300 Data Sheet

Revision History: V1.9 2017-03

Previous Version: V1.8 2016-09

Page	Subjects
Page 10, Page 12	Add marking option for XMC1301-T038X0032.

Trademarks

C166[™], TriCore[™], XMC[™] and DAVE[™] are trademarks of Infineon Technologies AG.

ARM[®], ARM Powered[®] and AMBA[®] are registered trademarks of ARM, Limited.

Cortex[™], CoreSight[™], ETM[™], Embedded Trace Macrocell[™] and Embedded Trace Buffer[™] are trademarks of ARM, Limited.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





Summary of Features

Derivative	Value	Marking
XMC1302-T038X0128	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00021000 201ED083 _H	AB
XMC1302-T038X0200	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00033000 201ED083 _H	AB
XMC1301-Q024F0008	00013062 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-Q024F0016	00013062 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024F0016	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024F0032	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q024F0064	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-Q024X0016	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024X0032	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q024X0064	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1301-Q040F0008	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-Q040F0016	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-Q040F0032	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q040X0016	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q040X0032	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q040X0064	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB

Table 4 XMC1300 Chip Identification Number (cont'd)



XMC1300 AB-Step XMC1000 Family

General Device Information



Figure 5

XMC1300 PG-TSSOP-28 Pin Configuration (top view)



19

Figure 6 XMC1300 PG-TSSOP-16 Pin Configuration (top view)



General Device Information

l aple o									
Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes		
P0.7	30	24	17	18	10	STD_IN OUT			
P0.8	33	27	18	19	11	STD_IN OUT			
P0.9	34	28	19	20	12	STD_IN OUT			
P0.10	35	29	20	-	-	STD_IN OUT			
P0.11	36	30	-	-	-	STD_IN OUT			
P0.12	37	31	21	21	-	STD_IN OUT			
P0.13	38	32	22	22	-	STD_IN OUT			
P0.14	39	33	23	23	13	STD_IN OUT			
P0.15	40	34	24	24	14	STD_IN OUT			
P1.0	22	16	12	14	-	High Current			
P1.1	21	15	11	13	-	High Current			
P1.2	20	14	10	12	-	High Current			
P1.3	19	13	9	11	-	High Current			
P1.4	18	12	-	-	-	High Current			
P1.5	17	11	-	-	-	High Current			
P1.6	16	-	-	-	-	STD_IN OUT			
P2.0	1	35	25	1	15	STD_IN OUT/AN			

Table 6 Package Pin Mapping (cont'd)



General Device Information



Figure 9 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the **Port I/O Functions** table for the complete Port I/O function mapping.



General Device Information

2.2.3 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

Function	Outputs	Inputs	Pull Control	Pull Control			
	HWO0	HWIO	HW0_PD	HW0_PU			
P0.0	MODB.OUT	MODB.INA					
Pn.y			MODC.OUT	MODC.OUT			

Table 8 Hardware Controlled I/O Function Description

By Pn_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0_PD/HW1_PD and HW0_PU/HW1_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the **Hardware Controlled I/O Functions** table for the complete hardware I/O and pull control function mapping.



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Parameter	Symbol			Va	lues	Unit	Note /	
			Min	Тур.	Max.		Test Cond ition	
Junction temperature	T_{J}	SR	-40	-	115	°C	-	
Storage temperature	$T_{\rm ST}$	SR	-40	-	125	°C	-	
Voltage on power supply pin with respect to $V_{\rm SSP}$	V_{DDP}	SR	-0.3	-	6	V	-	
Voltage on digital pins with respect to $V_{\rm SSP}{}^{1)}$	V_{IN}	SR	-0.5	-	V_{DDP} + 0.5 or max. 6	V	whichever is lower	
Voltage on P2 pins with respect to $V_{\rm SSP}^{2)}$	V_{INP2}	SR	-0.3	-	V _{DDP} + 0.3	V	-	
Voltage on analog input pins with respect to $V_{\rm SSP}$	V_{AIN} V_{AREF}	SR	-0.5	-	V_{DDP} + 0.5 or max. 6	V	whichever is lower	
Input current on any pin during overload condition	I _{IN}	SR	-10	-	10	mA	-	
Absolute maximum sum of all input currents during overload condition	ΣI _{IN}	SR	-50	-	+50	mA	_	

Table 11	Absolute	Maximum	Rating	Parameters
	710001010	maximani	nanng	i urumotoro

1) Excluding port pins P2.[1,2,6,7,8,9,11].

2) Applicable to port pins P2.[1,2,6,7,8,9,11].



3.2 DC Parameters

3.2.1 Input/Output Characteristics

Table 16 provides the characteristics of the input/output pins of the XMC1300.

- Note: These parameters are not subject to production test, but verified by design and/or characterization.
- Note: Unless otherwise stated, input DC and AC characteristics, including peripheral timings, assume that the input pads operate with the standard hysteresis.

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins	V_{OLP}	CC	-	1.0	V	I _{OL} = 11 mA (5 V) I _{OL} = 7 mA (3.3 V)
(with standard pads)			-	0.4	V	$I_{OL} = 5 \text{ mA} (5 \text{ V})$ $I_{OL} = 3.5 \text{ mA} (3.3 \text{ V})$
Output low voltage on high current pads	V_{OLP1}	СС	-	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			-	0.32	V	I _{OL} = 10 mA (5 V)
			-	0.4	V	I _{OL} = 5 mA (3.3 V)
Output high voltage on port pins	V _{OHP}	CC	V _{DDP} - 1.0	-	V	I _{OH} = -10 mA (5 V) I _{OH} = -7 mA (3.3 V)
(with standard pads)			V _{DDP} - 0.4	-	V	I _{OH} = -4.5 mA (5 V) I _{OH} = -2.5 mA (3.3 V)
Output high voltage on high current pads	V_{OHP1}	CC	V _{DDP} - 0.32	-	V	I _{OH} = -6 mA (5 V)
			V _{DDP} - 1.0	-	V	I _{OH} = -8 mA (3.3 V)
			V _{DDP} - 0.4	-	V	I _{OH} = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	V_{ILPS}	SR	-	$0.19 \times V_{ m DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)

 Table 16
 Input/Output Characteristics (Operating Conditions apply)



Table 16	Input/Output Charac	teristics (Operating	Conditions apply) (d	cont'd)
----------	---------------------	----------------------	----------------------	---------

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			Min.	Max.			
Input high voltage on port pins (Standard Hysteresis)	V _{IHPS}	SR	$0.7 \times V_{ m DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V)	
Input low voltage on port pins (Large Hysteresis)	V _{ILPL}	SR	-	$\begin{array}{c} 0.08 \times \\ V_{ m DDP} \end{array}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁸⁾	
Input high voltage on port pins (Large Hysteresis)	V_{IHPL}	SR	$0.85 \times V_{ m DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁸⁾	
Rise time on High	t _{HCPR}	CC	_	9	ns	50 pF @ 5 V ²⁾	
Current Pad ¹⁾			-	12	ns	50 pF @ 3.3 V ³⁾	
			-	25	ns	50 pF @ 1.8 V ⁴⁾	
Fall time on High	t _{HCPF}	CC	_	9	ns	50 pF @ 5 V ²⁾	
Current Pad ¹⁾			_	12	ns	50 pF @ 3.3 V ³⁾	
			-	25	ns	50 pF @ 1.8 V ⁴⁾	
Rise time on Standard	t _R	СС	-	12	ns	50 pF @ 5 V ⁵⁾	
Pad ¹⁾			-	15	ns	50 pF @ 3.3 V ⁶⁾	
			-	31	ns	50 pF @ 1.8 V ⁷⁾	
Fall time on Standard	t _F	СС	_	12	ns	50 pF @ 5 V ⁵⁾	
Pad ¹⁾			-	15	ns	50 pF @ 3.3 V ⁶⁾	
			-	31	ns	50 pF @ 1.8 V ⁷⁾	





Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Input Hysteresis ⁸⁾	HYS	СС	$0.08 \times V_{ m DDP}$	-	V	CMOS Mode (5 V), Standard Hysteresis
			$0.03 \times V_{ m DDP}$	-	V	CMOS Mode (3.3 V), Standard Hysteresis
			$0.02 \times V_{ m DDP}$	-	V	CMOS Mode (2.2 V), Standard Hysteresis
			$0.5 imes V_{ m DDP}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(5 V), Large Hysteresis
			$0.4 imes V_{ m DDP}$	$0.75 \times V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$0.2 \times V_{ m DDP}$	$0.65 \times V_{ m DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis
Pin capacitance (digital inputs/outputs)	$C_{\rm IO}$	СС	-	10	pF	
Pull-up resistor on port pins	R _{PUP}	СС	20	50	kohm	$V_{\rm IN} = V_{\rm SSP}$
Pull-down resistor on port pins	R _{PDP}	СС	20	50	kohm	$V_{\rm IN} = V_{\rm DDP}$
Input leakage current9)	I _{OZP}	СС	-1	1	μA	$0 < V_{\rm IN} < V_{\rm DDP},$ $T_{\rm A} \le 105 \ ^{\circ}{ m C}$
Voltage on any pin during $V_{\rm DDP}$ power off	V_{PO}	SR	-	0.3	V	10)
Maximum current per pin (excluding P1, $V_{\rm DDP}$ and $V_{\rm SS}$)	I _{MP}	SR	-10	11	mA	-
Maximum current per high currrent pins	I _{MP1A}	SR	-10	50	mA	-
Maximum current into V_{DDP} (TSSOP16, VQFN24)	$I_{\rm MVDD1}$	SR	-	130	mA	18)
Maximum current into V_{DDP} (TSSOP38, VQFN40)	I _{MVDD2}	SR	-	260	mA	18)

Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)



Table 17	ADC Characteristics	Operating	Conditions	apply)1) (cont'd)
----------	---------------------	-----------	-------------------	-------------------

Parameter	Symbol	Values		Unit	Note / Test Condition	
		Min.	Тур.	Max.		
Gain settings	$G_{\sf IN}\sf CC$	1			_	GNCTRxz.GAINy=00 _B (unity gain)
		3			_	GNCTRxz.GAINy=01 _B (gain g1)
		6			_	$GNCTRxz.GAINy = 10_B$ (gain g2)
		12			_	$GNCTRxz.GAINy = 11_B$ (gain g3)
Sample Time	$t_{\text{sample}} \operatorname{CC}$	3	-	-	1 / <i>f</i> _{ADC}	$V_{\rm DD}$ = 5.0 V
		3	-	-	1 / f _{ADC}	V _{DD} = 3.3 V
		30	-	-	1 / f _{ADC}	V _{DD} = 2.0 V
Sigma delta loop hold time	t _{SD_hold} CC	20	-	-	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t _{CF} CC	9	1	1	1 / <i>f</i> _{ADC}	2)
Conversion time in 12-bit mode	<i>t</i> _{C12} CC	20			1 / <i>f</i> _{ADC}	2)
Maximum sample rate in 12-bit mode ³⁾	$f_{C12} CC$	_	-	f _{ADC} / 42.5	-	1 sample pending
		_	-	f _{ADC} / 62.5	-	2 samples pending
Conversion time in 10-bit mode	<i>t</i> _{C10} CC	18			1 / <i>f</i> _{ADC}	2)
Maximum sample rate in 10-bit mode ³⁾	f _{C10} CC	_	-	f _{ADC} / 40.5	-	1 sample pending
		-	-	f _{ADC} / 58.5	-	2 samples pending
Conversion time in 8-bit mode	t _{C8} CC	16			1 / <i>f</i> _{ADC}	2)



XMC1300 AB-Step XMC1000 Family

Electrical Parameters







Figure 15 shows typical graphs for sleep mode current for $V_{DDP} = 5V$, $V_{DDP} = 3.3V$, $V_{DDP} = 1.8V$ across different clock frequencies.



Figure 15 Sleep mode, peripherals clocks disabled, Flash powered down: Supply current I_{DDPSR} over supply voltage V_{DDP for different clock frequencies}

53



3.3.3 On-Chip Oscillator Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 25 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1300.

Parameter	Sym	Symbol		Limit Values			Test Conditions
			Min.	Тур.	Max.		
Nominal frequency	f _{nom}	CC	-	64	_	MHz	under nominal conditions ¹⁾ after trimming
Accuracy ²⁾	Δf_{LT}	CC	-1.7	-	3.4	%	with respect to f_{NOM} (typ), over temperature $(T_A = 0 \ ^\circ C \ to \ 85 \ ^\circ C)$
			-3.9	-	4.0	%	with respect to f_{NOM} (typ), over temperature $(T_A = -40 \text{ °C to } 105 \text{ °C})$

Table 25 64 MHz DCO1 Characteristics (Operating Conditions apply)

1) The deviation is relative to the factory trimmed frequency at nominal V_{DDC} and T_{A} = + 25 °C.

2) The accuracy can be further improved through alternative methods, refer to XMC1000 Oscillator Handling Application Note.



3.3.5 SPD Timing Requirements

The optimum SPD decision time between 0_B and 1_B is 0.75 µs. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69 µs).

Sample	Sampling	Sample	Sample	Effective	Remark
Freq.	Factor	Clocks 0 _B	Clocks 1 _B	Decision	
8 MHz	4	1 to 5	6 to 12	0.69 µs	The other closest option (0.81 µs) for the effective decision time is less robust.

Table 28 Optimum Number of Sample Clocks for SPD

1) Nominal sample frequency period multiplied with $0.5 + (max. number of 0_B sample clocks)$

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69 µs and 0.75 µs (calculated with nominal sample frequency)

62



3.3.6 Peripheral Timings

3.3.6.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode. *Note: Operating Conditions apply.*

Table 29 USIC SSC Master Mode Timing

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
SCLKOUT master clock period	t _{CLK} CC	62.5	-	-	ns	
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	80	_	_	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	0	_	_	ns	
Data output DOUT[3:0] valid time	t ₃ CC	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t ₄ SR	80	_	_	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t ₅ SR	0	-	_	ns	

Note: These parameters are not subject to production test, but verified by design and/or characterization.



Table 30 USIC SSC Slave Mode Timing

Parameter	Symbol	mbol Values		5	Unit	Note /
		Min.	Тур.	Max.		Test Condition
DX1 slave clock period	t _{CLK} SR	125	-	-	ns	
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	<i>t</i> ₁₀ SR	10	-	-	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	<i>t</i> ₁₁ SR	10	_	-	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	<i>t</i> ₁₂ SR	10	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	<i>t</i> ₁₃ SR	10	-	-	ns	
Data output DOUT[3:0] valid time	<i>t</i> ₁₄ CC	-	-	80	ns	

 These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).





Figure 23 USIC IIC Stand and Fast Mode Timing

3.3.6.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode. *Note: Operating Conditions apply.*

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₁ CC	2/f _{MCLK}	-	-	ns	$V_{\text{DDP}} \ge 3 \text{ V}$
		4/f _{MCLK}	-	-	ns	$V_{ m DDP}$ < 3 V
Clock HIGH	$t_2 CC$	0.35 x	-	-	ns	
		t _{1min}				
Clock Low	t ₃ CC	0.35 x	-	-	ns	
		t _{1min}				
Hold time	$t_4 \text{ CC}$	0	-	-	ns	
Clock rise time	t ₅ CC	-	-	0.15 x	ns	
				t _{1min}		

Table 33 USIC IIS Master Transmitter Timing



Package and Reliability

4.2 **Package Outlines**





Quality Declaration

5 Quality Declaration

Table 36 shows the characteristics of the quality parameters in the XMC1300.

Table 36 Quality Parameters

Parameter	Symbol	Limit Val	ues	Unit	Notes
		Min.	Max.		
ESD susceptibility according to Human Body Model (HBM)	$V_{\rm HBM}$ SR	-	2000	V	Conforming to EIA/JESD22- A114-B
ESD susceptibility according to Charged Device Model (CDM) pins	$V_{\rm CDM}$ SR	-	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020D
Soldering temperature	$T_{\rm SDR}$ SR	-	260	°C	Profile according to JEDEC J-STD-020D