Welcome to [E-XFL.COM](#)**What is "Embedded - Microcontrollers"?**

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

**Applications of "Embedded - Microcontrollers"****Details**

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 32MHz   |
| Connectivity               | I²C, LINbus, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, I²S, POR, PWM, WDT  |
| Number of I/O              | 27  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 16x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 40-VFQFN Exposed Pad  |
| Supplier Device Package    | PG-VQFN-40-13   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1302q040x0016abxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1302q040x0016abxuma1</a> |

## Table of Contents

## Table of Contents

|          |  |    |
|----------|--|----|
| <b>1</b> | <b>Summary of Features</b>                     | 8  |
| 1.1      | Ordering Information                           | 10 |
| 1.2      | Device Types                                   | 10 |
| 1.3      | Device Type Features                           | 12 |
| 1.4      | Chip Identification Number                     | 12 |
| <b>2</b> | <b>General Device Information</b>              | 16 |
| 2.1      | Logic Symbols                                  | 16 |
| 2.2      | Pin Configuration and Definition               | 18 |
| 2.2.1    | Package Pin Summary                            | 22 |
| 2.2.2    | Port I/O Function Description                  | 25 |
| 2.2.3    | Hardware Controlled I/O Function Description   | 27 |
| <b>3</b> | <b>Electrical Parameters</b>                   | 33 |
| 3.1      | General Parameters                             | 33 |
| 3.1.1    | Parameter Interpretation                       | 33 |
| 3.1.2    | Absolute Maximum Ratings                       | 34 |
| 3.1.3    | Pin Reliability in Overload                    | 35 |
| 3.1.4    | Operating Conditions                           | 37 |
| 3.2      | DC Parameters                                  | 38 |
| 3.2.1    | Input/Output Characteristics                   | 38 |
| 3.2.2    | Analog to Digital Converters (ADC)             | 42 |
| 3.2.3    | Out of Range Comparator (ORC) Characteristics  | 46 |
| 3.2.4    | Analog Comparator Characteristics              | 48 |
| 3.2.5    | Temperature Sensor Characteristics             | 49 |
| 3.2.6    | Power Supply Current                           | 50 |
| 3.2.7    | Flash Memory Parameters                        | 55 |
| 3.3      | AC Parameters                                  | 56 |
| 3.3.1    | Testing Waveforms                              | 56 |
| 3.3.2    | Power-Up and Supply Monitoring Characteristics | 57 |
| 3.3.3    | On-Chip Oscillator Characteristics             | 59 |
| 3.3.4    | Serial Wire Debug Port (SW-DP) Timing          | 61 |
| 3.3.5    | SPD Timing Requirements                        | 62 |
| 3.3.6    | Peripheral Timings                             | 63 |
| 3.3.6.1  | Synchronous Serial Interface (USIC SSC) Timing | 63 |
| 3.3.6.2  | Inter-IC (IIC) Interface Timing                | 66 |
| 3.3.6.3  | Inter-IC Sound (IIS) Interface Timing          | 68 |
| <b>4</b> | <b>Package and Reliability</b>                 | 70 |
| 4.1      | Package Parameters                             | 70 |
| 4.1.1    | Thermal Considerations                         | 70 |
| 4.2      | Package Outlines                               | 72 |

---

**Table of Contents**

|   |                            |       |    |
|---|----------------------------|-------|----|
| 5 | <b>Quality Declaration</b> | ..... | 77 |
|---|----------------------------|-------|----|

---

## About this Document

### About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1300 series devices.

The document describes the characteristics of a superset of the XMC1300 series devices. For simplicity, the various device types are referred to by the collective term XMC1300 throughout this document.

### XMC1000 Family User Documentation

The set of user documentation includes:

- **Reference Manual**
  - describes the functionality of the superset of devices.
- **Data Sheets**
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- **Errata Sheets**
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

***Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.***

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <http://www.infineon.com/xmc1000> to get access to the latest versions of those documents.


## Summary of Features

Table 4 XMC1300 Chip Identification Number (cont'd)

| Derivative        | Value   | Marking |
|-------------------|---|---------|
| XMC1302-Q040X0128 | 00013043 01FF00FF 00001FF7 0000900F<br>00000C00 00001000 00021000 201ED083 <sub>H</sub> | AB      |
| XMC1302-Q040X0200 | 00013043 01FF00FF 00001FF7 0000900F<br>00000C00 00001000 00033000 201ED083 <sub>H</sub> | AB      |

**General Device Information**
**Table 6 Package Pin Mapping (cont'd)**

| <b>Function</b> | <b>VQFN<br/>40</b> | <b>TSSOP<br/>38</b> | <b>TSSOP<br/>28</b> | <b>VQFN<br/>24</b> | <b>TSSOP<br/>16</b> | <b>Pad<br/>Type</b> | <b>Notes</b>   |
|-----------------|--------------------|---------------------|---------------------|--------------------|---------------------|---------------------|--|
| P2.1            | 2                  | 36                  | 26                  | 2                  | -                   | STD_IN<br>OUT/AN    |  |
| P2.2            | 3                  | 37                  | 27                  | 3                  | -                   | STD_IN/<br>AN       |  |
| P2.3            | 4                  | 38                  | -                   | -                  | -                   | STD_IN/<br>AN       |  |
| P2.4            | 5                  | 1                   | -                   | -                  | -                   | STD_IN/<br>AN       |  |
| P2.5            | 6                  | 2                   | 28                  | -                  | -                   | STD_IN/<br>AN       |  |
| P2.6            | 7                  | 3                   | 1                   | 4                  | 16                  | STD_IN/<br>AN       |  |
| P2.7            | 8                  | 4                   | 2                   | 5                  | 1                   | STD_IN/<br>AN       |  |
| P2.8            | 9                  | 5                   | 3                   | 5                  | 1                   | STD_IN/<br>AN       |  |
| P2.9            | 10                 | 6                   | 4                   | 6                  | 2                   | STD_IN/<br>AN       |  |
| P2.10           | 11                 | 7                   | 5                   | 7                  | 3                   | STD_IN<br>OUT/AN    |  |
| P2.11           | 12                 | 8                   | 6                   | 8                  | 4                   | STD_IN<br>OUT/AN    |  |
| VSS             | 13                 | 9                   | 7                   | 9                  | 5                   | Power               | Supply GND,<br>ADC reference<br>GND  |
| VDD             | 14                 | 10                  | 8                   | 10                 | 6                   | Power               | Supply VDD,<br>ADC reference<br>voltage/ ORC<br>reference voltage                |
| VDDP            | 15                 | 10                  | 8                   | 10                 | 6                   | Power               | When VDD is<br>supplied, VDDP<br>has to be<br>supplied with the<br>same voltage. |



**Figure 9 Simplified Port Structure**

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn\_IN.y, Pn\_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn\_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the [Port I/O Functions](#) table for the complete Port I/O function mapping.

**Table 9 Port I/O Functions (cont'd)**

| Function | Outputs          |                           |                |                           |                 |                           | Inputs                    |                 |                 |                    |                    |                    |                    |                    |       |       |       |       |
|----------|------------------|---------------------------|----------------|---------------------------|-----------------|---------------------------|---------------------------|-----------------|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|-------|-------|-------|-------|
|          | ALT1             | ALT2                      | ALT3           | ALT4                      | ALT5            | ALT6                      | ALT7                      | Input           | Input           | Input              | Input              | Input              | Input              | Input              | Input | Input | Input | Input |
| P0.14    | BCCU0.<br>OUT7   |                           |                |                           | CCU80.<br>OUT31 | USIC0_C<br>H0.DOUT<br>0   | USIC0_C<br>H0.SCLK<br>OUT |                 |                 | POSIF0.<br>IN1B    |                    | USIC0_C<br>H0.DXA0 | USIC0_C<br>H0.DX1A |                    |       |       |       |       |
| P0.15    | BCCU0.<br>OUT8   |                           |                |                           | CCU80.<br>OUT30 | USIC0_C<br>H0.DOUT<br>0   | USIC0_C<br>H1.MCLK<br>OUT |                 |                 | POSIF0.<br>IN2B    |                    | USIC0_C<br>H0.DXB0 |                    |                    |       |       |       |       |
| P1.0     | BCCU0.<br>OUT0   | CCU40.<br>OUT0            |                |                           | CCU80.<br>OUT00 | ACMP1.<br>OUT             | USIC0_C<br>H0.DOUT<br>0   |                 |                 | POSIF0.<br>IN2A    |                    | USIC0_C<br>H0.DX0C |                    |                    |       |       |       |       |
| P1.1     | VADC0.<br>EMUX00 | CCU40.<br>OUT1            |                |                           | CCU80.<br>OUT01 | USIC0_C<br>H0.DOUT<br>0   | USIC0_C<br>H1.SELO<br>0   |                 |                 | POSIF0.<br>IN1A    |                    | USIC0_C<br>H0.DX0D | USIC0_C<br>H0.DX1D | USIC0_C<br>H1.DX2E |       |       |       |       |
| P1.2     | VADC0.<br>EMUX01 | CCU40.<br>OUT2            |                |                           | CCU80.<br>OUT10 | ACMP2.<br>OUT             | USIC0_C<br>H1.DOUT<br>0   |                 |                 | POSIF0.<br>IN0A    |                    | USIC0_C<br>H1.DXB0 |                    |                    |       |       |       |       |
| P1.3     | VADC0.<br>EMUX02 | CCU40.<br>OUT3            |                |                           | CCU80.<br>OUT11 | USIC0_C<br>H1.SCLK<br>OUT | USIC0_C<br>H1.DOUT<br>0   |                 |                 |                    |                    | USIC0_C<br>H1.DXA0 | USIC0_C<br>H1.DX1A |                    |       |       |       |       |
| P1.4     | VADC0.<br>EMUX10 | USIC0_C<br>H1.SCLK<br>OUT |                |                           | CCU80.<br>OUT20 | USIC0_C<br>H0.SELO<br>0   | USIC0_C<br>H1.SELO<br>1   |                 |                 |                    |                    | USIC0_C<br>H0.DX5E | USIC0_C<br>H1.DX5E |                    |       |       |       |       |
| P1.5     | VADC0.<br>EMUX11 | USIC0_C<br>H0.DOUT<br>0   |                | BCCU0.<br>OUT1            | CCU80.<br>OUT21 | USIC0_C<br>H0.SELO<br>1   | USIC0_C<br>H1.SELO<br>2   |                 |                 |                    |                    | USIC0_C<br>H1.DX5F |                    |                    |       |       |       |       |
| P1.6     | VADC0.<br>EMUX12 | USIC0_C<br>H1.DOUT<br>0   |                | USIC0_C<br>H0.SCLK<br>OUT | BCCU0.<br>OUT2  | USIC0_C<br>H0.SELO<br>2   | USIC0_C<br>H1.SELO<br>3   |                 |                 | USIC0_C<br>H0.DX5F |                    |                    |                    |                    |       |       |       |       |
| P2.0     | ERU0.<br>PDDOUT3 | CCU40.<br>OUT0            | ERU0.<br>GOUT3 |                           | CCU80.<br>OUT20 | USIC0_C<br>H0.DOUT<br>0   | USIC0_C<br>H0.SCLK<br>OUT |                 | VADC0.<br>G0CH5 |                    | ERU0.0B<br>0       | USIC0_C<br>H0.DXE0 | USIC0_C<br>H0.DX1E | USIC0_C<br>H1.DX2F |       |       |       |       |
| P2.1     | ERU0.<br>PDDOUT2 | CCU40.<br>OUT1            | ERU0.<br>GOUT2 |                           | CCU80.<br>OUT21 | USIC0_C<br>H0.DOUT<br>0   | USIC0_C<br>H1.SCLK<br>OUT | ACMP2.I<br>NN   | VADC0.<br>G0CH6 |                    | ERU0.1B<br>0       | USIC0_C<br>H0.DXF0 | USIC0_C<br>H1.DX3A | USIC0_C<br>H1.DX4A |       |       |       |       |
| P2.2     |                  |                           |                |                           |                 |                           |                           | ACMP2.I<br>NN   | VADC0.<br>G0CH7 |                    | ERU0.0B<br>1       | USIC0_C<br>H0.DX3A | USIC0_C<br>H0.DX4A | ORC0.AI<br>N       |       |       |       |       |
| P2.3     |                  |                           |                |                           |                 |                           |                           | VADC0.<br>G1CH5 |                 | ERU0.1B<br>1       | USIC0_C<br>H0.DX5B | USIC0_C<br>H1.DX3C | USIC0_C<br>H1.DX4C | ORC1.AI<br>N       |       |       |       |       |
| P2.4     |                  |                           |                |                           |                 |                           |                           | VADC0.<br>G1CH6 |                 | ERU0.0A<br>1       | USIC0_C<br>H0.DX3B | USIC0_C<br>H0.DX4B | USIC0_C<br>H1.DX5B | ORC2.AI<br>N       |       |       |       |       |
| P2.5     |                  |                           |                |                           |                 |                           |                           | VADC0.<br>G1CH7 |                 | ERU0.1A<br>1       | USIC0_C<br>H0.DX5D | USIC0_C<br>H1.DX3E | USIC0_C<br>H1.DX4E | ORC3.AI<br>N       |       |       |       |       |

## Electrical Parameters

### 3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

**Table 12** defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- **Operating Conditions** are met for
  - pad supply levels ( $V_{DDP}$ )
  - temperature

If a pin current is outside of the **Operating Conditions** but within the overload conditions, then the parameters of this pin as stated in the Operating Conditions can no longer be guaranteed. Operation is still possible in most cases but with relaxed parameters.

*Note: An overload condition on one or more pins does not require a reset.*

*Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.*


**Table 12 Overload Parameters**

| Parameter  | Symbol       | Values |      |      | Unit | Note / Test Condition |
|--|--------------|--------|------|------|------|-----------------------|
|  |              | Min.   | Typ. | Max. |      |                       |
| Input current on any port pin during overload condition              | $I_{OV}$ SR  | -5     | -    | 5    | mA   |                       |
| Absolute sum of all input circuit currents during overload condition | $I_{OVS}$ SR | -      | -    | 25   | mA   |                       |

**Figure 10** shows the path of the input currents during overload via the ESD protection structures. The diodes against  $V_{DDP}$  and ground are a simplified representation of these ESD protection structures.

**Electrical Parameters**
**Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)**

| Parameter   | Symbol      | Limit Values |                     | Unit                | Test Conditions |  |
|---|-------------|--------------|---------------------|---------------------|-----------------|--|
|   |             | Min.         | Max.                |                     |                 |  |
| Input Hysteresis <sup>8)</sup>                                  | <i>HYS</i>  | CC           | 0.08 ×<br>$V_{DDP}$ | –                   | V               | CMOS Mode (5 V),<br>Standard Hysteresis            |
|   |             |              | 0.03 ×<br>$V_{DDP}$ | –                   | V               | CMOS Mode (3.3 V),<br>Standard Hysteresis          |
|   |             |              | 0.02 ×<br>$V_{DDP}$ | –                   | V               | CMOS Mode (2.2 V),<br>Standard Hysteresis          |
|   |             |              | 0.5 ×<br>$V_{DDP}$  | 0.75 ×<br>$V_{DDP}$ | V               | CMOS Mode(5 V),<br>Large Hysteresis                |
|   |             |              | 0.4 ×<br>$V_{DDP}$  | 0.75 ×<br>$V_{DDP}$ | V               | CMOS Mode(3.3 V),<br>Large Hysteresis              |
|   |             |              | 0.2 ×<br>$V_{DDP}$  | 0.65 ×<br>$V_{DDP}$ | V               | CMOS Mode(2.2 V),<br>Large Hysteresis              |
| Pin capacitance (digital inputs/outputs)                        | $C_{IO}$    | CC           | –                   | 10                  | pF              |  |
| Pull-up resistor on port pins                                   | $R_{PUP}$   | CC           | 20                  | 50                  | kohm            | $V_{IN} = V_{SSP}$                                 |
| Pull-down resistor on port pins                                 | $R_{PDP}$   | CC           | 20                  | 50                  | kohm            | $V_{IN} = V_{DDP}$                                 |
| Input leakage current <sup>9)</sup>                             | $I_{OZP}$   | CC           | -1                  | 1                   | $\mu A$         | $0 < V_{IN} < V_{DDP}$ ,<br>$T_A \leq 105^\circ C$ |
| Voltage on any pin during $V_{DDP}$ power off                   | $V_{PO}$    | SR           | –                   | 0.3                 | V               | <sup>10)</sup>                                     |
| Maximum current per pin (excluding P1, $V_{DDP}$ and $V_{SS}$ ) | $I_{MP}$    | SR           | -10                 | 11                  | mA              | –  |
| Maximum current per high current pins                           | $I_{MP1A}$  | SR           | -10                 | 50                  | mA              | –  |
| Maximum current into $V_{DDP}$ (TSSOP16, VQFN24)                | $I_{MVDD1}$ | SR           | –                   | 130                 | mA              | <sup>18)</sup>                                     |
| Maximum current into $V_{DDP}$ (TSSOP38, VQFN40)                | $I_{MVDD2}$ | SR           | –                   | 260                 | mA              | <sup>18)</sup>                                     |

**Electrical Parameters**


**Figure 11 ADC Voltage Supply**

**Electrical Parameters**
**Table 21 Power Supply Parameters; V<sub>DDP</sub> = 5V**

| Parameter  | Symbol         | Values |                    |      | Unit   | Note / Test Condition |
|--|----------------|--------|--------------------|------|--------|-----------------------|
|  |                | Min    | Typ. <sup>1)</sup> | Max. |        |                       |
| Sleep mode current<br>Peripherals clock disabled<br>Flash active<br>$f_{MCLK} / f_{PCLK}$ in MHz <sup>5)</sup>       | $I_{DDPSD}$ CC | -      | 1.8                | -    | mA     | 32 / 64               |
|  |                | -      | 1.7                | -    | mA     | 24 / 48               |
|  |                | -      | 1.6                | -    | mA     | 16 / 32               |
|  |                | -      | 1.5                | -    | mA     | 8 / 16                |
|  |                | -      | 1.4                | -    | mA     | 1 / 1                 |
| Sleep mode current<br>Peripherals clock disabled<br>Flash powered down<br>$f_{MCLK} / f_{PCLK}$ in MHz <sup>6)</sup> | $I_{DDPSR}$ CC | -      | 1.2                | -    | mA     | 32 / 64               |
|  |                | -      | 1.1                | -    | mA     | 24 / 48               |
|  |                | -      | 1.0                | -    | mA     | 16 / 32               |
|  |                | -      | 0.8                | -    | mA     | 8 / 16                |
|  |                | -      | 0.7                | -    | mA     | 1 / 1                 |
| Deep Sleep mode current <sup>7)</sup>  | $I_{DDPDS}$ CC | -      | 0.24               | -    | mA     |                       |
| Wake-up time from Sleep to Active mode <sup>8)</sup>   | $t_{SSA}$ CC   | -      | 6                  | -    | cycles |                       |
| Wake-up time from Deep Sleep to Active mode <sup>9)</sup>  | $t_{DSA}$ CC   | -      | 280                | -    | μsec   |                       |

1) The typical values are measured at  $T_A = + 25^\circ\text{C}$  and  $V_{DDP} = 5 \text{ V}$ .

2) CPU and all peripherals clock enabled, Flash is in active mode.

3) CPU enabled, all peripherals clock disabled, Flash is in active mode.

4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU in sleep, Flash is in active mode.

6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.

7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.


8) CPU in sleep, Flash is in active mode during sleep mode.



9) CPU in sleep, Flash is in powered down mode during deep sleep mode.

**Electrical Parameters**
**Table 24 Power-Up and Supply Monitoring Parameters (Operating Conditions apply) (cont'd)**

| Parameter                                      | Symbol         | Values |      |      | Unit | Note / Test Condition   |
|--|----------------|--------|------|------|------|---|
|  |                | Min.   | Typ. | Max. |      |   |
| $V_{DDP}$ brownout reset voltage               | $V_{DDPBO}$ CC | 1.55   | 1.62 | 1.75 | V    | calibrated, before user code starts running                                       |
| $V_{DDP}$ voltage to ensure defined pad states | $V_{DDPPA}$ CC | –      | 1.0  | –    | V    |   |
| Start-up time from power-on reset              | $t_{SSW}$ SR   | –      | 320  | –    | μs   | Time to the first user code instruction <sup>3)</sup>                             |
| BMI program time                               | $t_{BMI}$ SR   | –      | 8.25 | –    | ms   | Time taken from a user-triggered system reset after BMI installation is requested |

- 1) A capacitor of at least 100 nF has to be added between VDDP and VSSP to fulfill the requirement as stated for this parameter.
- 2) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 3) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTAT0 are gated.


**Figure 19 Supply Threshold Parameters**

**Electrical Parameters**
**Master Mode Timing**

**Slave Mode Timing**


Transmit Edge: with this clock edge transmit data is shifted to transmit data output

Receive Edge: with this clock edge receive data at receive data input is latched

Drawn for BRGH.SCLKCFG = 00<sub>B</sub>. Also valid for SCLKCFG = 01<sub>B</sub> with inverted SCLKOUT signal

USIC\_SSC\_TMGX.VSD

**Figure 22 USIC - SSC Master/Slave Mode Timing**

*Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.*

**Electrical Parameters**
**Table 32 USIC IIC Fast Mode Timing<sup>1)</sup>**

| Parameter  | Symbol            | Values                                      |      |      | Unit | Note / Test Condition |
|--|-------------------|---|------|------|------|-----------------------|
|  |                   | Min.  | Typ. | Max. |      |                       |
| Fall time of both SDA and SCL                    | $t_1$<br>CC/SR    | 20 +<br>0.1*C <sub>b</sub><br><sup>2)</sup> | -    | 300  | ns   |                       |
| Rise time of both SDA and SCL                    | $t_2$<br>CC/SR    | 20 +<br>0.1*C <sub>b</sub>                  | -    | 300  | ns   |                       |
| Data hold time                                   | $t_3$<br>CC/SR    | 0   | -    | -    | μs   |                       |
| Data set-up time                                 | $t_4$<br>CC/SR    | 100   | -    | -    | ns   |                       |
| LOW period of SCL clock                          | $t_5$<br>CC/SR    | 1.3   | -    | -    | μs   |                       |
| HIGH period of SCL clock                         | $t_6$<br>CC/SR    | 0.6   | -    | -    | μs   |                       |
| Hold time for (repeated) START condition         | $t_7$<br>CC/SR    | 0.6   | -    | -    | μs   |                       |
| Set-up time for repeated START condition         | $t_8$<br>CC/SR    | 0.6   | -    | -    | μs   |                       |
| Set-up time for STOP condition                   | $t_9$<br>CC/SR    | 0.6   | -    | -    | μs   |                       |
| Bus free time between a STOP and START condition | $t_{10}$<br>CC/SR | 1.3   | -    | -    | μs   |                       |
| Capacitive load for each bus line                | C <sub>b</sub> SR | -   | -    | 400  | pF   |                       |

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C<sub>b</sub> refers to the total capacitance of one bus line in pF.

## Package and Reliability

The difference between junction temperature and ambient temperature is determined by  
 $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{ThetaJA}$

The internal power consumption is defined as

$$P_{INT} = V_{DDP} \times I_{DDP} \text{ (switching current and leakage current).}$$


The static external power consumption caused by the output drivers is defined as

$$P_{IOSTAT} = \Sigma((V_{DDP} - V_{OH}) \times I_{OH}) + \Sigma(V_{OL} \times I_{OL})$$


The dynamic external power consumption caused by the output drivers ( $P_{IODYN}$ ) depends on the capacitive load connected to the respective pins and their switching frequencies.


If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{DDP}$ , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers



**Figure 28 PG-TSSOP-16-8**


**Figure 29 PG-VQFN-24-19**



**Figure 30 PG-VQFN-40-13**

All dimensions in mm.

## 5 Quality Declaration

**Table 36** shows the characteristics of the quality parameters in the XMC1300.

**Table 36 Quality Parameters**

| Parameter   | Symbol                 | Limit Values |      | Unit | Notes                                 |
|---|------------------------|--------------|------|------|---------------------------------------|
|   |                        | Min.         | Max. |      |                                       |
| ESD susceptibility according to Human Body Model (HBM)          | $V_{\text{HBM}}$<br>SR | -            | 2000 | V    | Conforming to EIA/JESD22-A114-B       |
| ESD susceptibility according to Charged Device Model (CDM) pins | $V_{\text{CDM}}$<br>SR | -            | 500  | V    | Conforming to JESD22-C101-C           |
| Moisture sensitivity level                                      | $MSL$<br>CC            | -            | 3    | -    | JEDEC J-STD-020D                      |
| Soldering temperature   | $T_{\text{SDR}}$<br>SR | -            | 260  | °C   | Profile according to JEDEC J-STD-020D |

[www.infineon.com](http://www.infineon.com)