

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I ² S, POR, PWM, WDT
Number of I/O	11
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-16-8
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1302t016x0016abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

5 Quali	ity Declaration	1 7	77
---------	-----------------	-----	----



Summary of Features

- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- · Event Request Unit (ERU) for processing of external and internal service requests
- MATH Co-processor (MATH)
 - CORDIC unit for trigonometric calculation
 - division unit

On-Chip Memories

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 200 kbytes on-chip Flash program and data memory

Communication Peripherals

• Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces

Analog Frontend Peripherals

- A/D Converters
 - up to 12 analog input pins
 - 2 sample and hold stages with 8 analog input channels each
 - fast 12-bit analog to digital converter with adjustable gain
- Up to 8 channels of out of range comparators (ORC)
- Up to 3 fast analog comparators (ACMP)
- Temperature Sensor (TSE)

Industrial Control Peripherals

- Capture/Compare Units 4 (CCU4) as general purpose timers
- Capture/Compare Units 8 (CCU8) for motor control and power conversion
- · Position Interfaces (POSIF) for hall and quadrature encoders and motor positioning
- Brightness and Colour Control Unit (BCCU), for LED color and dimming application

System Control

- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG) for fast random data generation

Input/Output Lines

- Tri-stated in input mode
- Push/pull or open drain output mode



Summary of Features

Derivative	Value	Marking
XMC1301-T016F0008	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-T016F0016	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-T016F0032	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1301-T016X0008	00013033 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-T016X0016	00013033 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-T016X0008	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1302-T016X0016	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-T016X0032	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-T028X0016	00013023 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-T038F0008	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-T038F0016	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-T038F0032	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1301-T038X0032	00013013 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1301-T038F0064	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-T038X0016	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-T038X0032	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-T038X0064	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB

Table 4 XMC1300 Chip Identification Number



Summary of Features

Derivative	Value	Marking						
XMC1302-Q040X0128	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00021000 201ED083 _H	AB						
XMC1302-Q040X0200	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00033000 201ED083 _H	AB						

Table 4 XMC1300 Chip Identification Number (cont'd)



General Device Information

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes			
P2.1	2	36	26	2	-	STD_IN OUT/AN				
P2.2	3	37	27	3	-	STD_IN/ AN				
P2.3	4	38	-	-	-	STD_IN/ AN				
P2.4	5	1	-	-	-	STD_IN/ AN				
P2.5	6	2	28	-	-	STD_IN/ AN				
P2.6	7	3	1	4	16	STD_IN/ AN				
P2.7	8	4	2	5	1	STD_IN/ AN				
P2.8	9	5	3	5	1	STD_IN/ AN				
P2.9	10	6	4	6	2	STD_IN/ AN				
P2.10	11	7	5	7	3	STD_IN OUT/AN				
P2.11	12	8	6	8	4	STD_IN OUT/AN				
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND			
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage			
VDDP	15	10	8	10	6	Power	When VDD is supplied, VDDP has to be supplied with the same voltage.			

Table 6 Package Pin Mapping (cont'd)



General Device Information



Figure 9 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the **Port I/O Functions** table for the complete Port I/O function mapping.



3 Electrical Parameters

This section provides the electrical parameters which are implementation-specific for the XMC1300.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1300 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

• CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1300 and must be regarded for a system design.

SR

Such parameters indicate **S**ystem Requirements, which must be provided by the application system in which the XMC1300 is designed in.





Parameter	Symbol		Limit \	/alues	Unit	Test Conditions
			Min.	Max.		
Input Hysteresis ⁸⁾	HYS	СС	$0.08 \times V_{ m DDP}$	-	V	CMOS Mode (5 V), Standard Hysteresis
			$0.03 \times V_{ m DDP}$	-	V	CMOS Mode (3.3 V), Standard Hysteresis
			$0.02 \times V_{ m DDP}$	-	V	CMOS Mode (2.2 V), Standard Hysteresis
			$0.5 imes V_{ m DDP}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(5 V), Large Hysteresis
			$0.4 imes V_{ m DDP}$	$0.75 \times V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$0.2 \times V_{ m DDP}$	$0.65 \times V_{ m DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis
Pin capacitance (digital inputs/outputs)	$C_{\rm IO}$	СС	-	10	pF	
Pull-up resistor on port pins	R _{PUP}	СС	20	50	kohm	$V_{\rm IN} = V_{\rm SSP}$
Pull-down resistor on port pins	R _{PDP}	СС	20	50	kohm	$V_{\rm IN} = V_{\rm DDP}$
Input leakage current9)	I _{OZP}	СС	-1	1	μA	$0 < V_{\rm IN} < V_{\rm DDP},$ $T_{\rm A} \le 105 \ ^{\circ}{ m C}$
Voltage on any pin during $V_{\rm DDP}$ power off	V_{PO}	SR	-	0.3	V	10)
Maximum current per pin (excluding P1, $V_{\rm DDP}$ and $V_{\rm SS}$)	I _{MP}	SR	-10	11	mA	-
Maximum current per high currrent pins	I _{MP1A}	SR	-10	50	mA	-
Maximum current into V_{DDP} (TSSOP16, VQFN24)	$I_{\rm MVDD1}$	SR	-	130	mA	18)
Maximum current into V_{DDP} (TSSOP38, VQFN40)	I _{MVDD2}	SR	-	260	mA	18)

Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)



Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol	Limit \	/alues	Unit	Test Conditions
		Min.	Max.		
Maximum current out of $V_{\rm SS}$ (TSSOP16, VQFN24)	I _{MVSS1} SR	-	130	mA	18)
Maximum current out of V _{SS} (TSSOP38, VQFN40)	I _{MVSS2} SR	-	260	mA	18)

1) Rise/Fall time parameters are taken with 10% - 90% of supply.

2) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.150 ns/pF at 5 V supply voltage.

3) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.205 ns/pF at 3.3 V supply voltage.

4) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.445 ns/pF at 1.8 V supply voltage.

5) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.225 ns/pF at 5 V supply voltage.

6) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.288 ns/pF at 3.3 V supply voltage.

7) Additional rise/fall time valid for CL = 50 pF - CL = 100 pF @ 0.588 ns/pF at 1.8 V supply voltage.

 Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

9) An additional error current (I_{INI}) will flow if an overload current flows through an adjacent pin.

10) However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.



Table 17	ADC Characteristics	Operating	Conditions	apply)1) (cont'd)
----------	---------------------	-----------	-------------------	-------------------

Parameter	Symbol	Values		Unit	Note / Test Condition	
		Min.	Тур.	Max.		
Gain settings	$G_{\sf IN}\sf CC$	1			_	GNCTRxz.GAINy=00 _B (unity gain)
		3			_	GNCTRxz.GAINy=01 _B (gain g1)
		6			_	$GNCTRxz.GAINy = 10_B$ (gain g2)
		12			_	GNCTRxz.GAINy=11 _B (gain g3)
Sample Time	$t_{\text{sample}} \operatorname{CC}$	3	-	-	1 / <i>f</i> _{ADC}	$V_{\rm DD}$ = 5.0 V
		3	-	-	1 / f _{ADC}	V _{DD} = 3.3 V
		30	-	-	1 / f _{ADC}	V _{DD} = 2.0 V
Sigma delta loop hold time	t _{SD_hold} CC	20	-	-	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t _{CF} CC	9	1	1	1 / <i>f</i> _{ADC}	2)
Conversion time in 12-bit mode	<i>t</i> _{C12} CC	20			1 / <i>f</i> _{ADC}	2)
Maximum sample rate in 12-bit mode ³⁾	$f_{C12} CC$	_	-	f _{ADC} / 42.5	-	1 sample pending
		_	-	f _{ADC} / 62.5	-	2 samples pending
Conversion time in 10-bit mode	<i>t</i> _{C10} CC	18			1 / <i>f</i> _{ADC}	2)
Maximum sample rate in 10-bit mode ³⁾	f _{C10} CC	_	-	f _{ADC} / 40.5	-	1 sample pending
		-	-	f _{ADC} / 58.5	-	2 samples pending
Conversion time in 8-bit mode	t _{C8} CC	16			1 / <i>f</i> _{ADC}	2)



Table 17 ADC Characteristics (Operating Conditions apply)¹⁾ (cont'd)

Parameter	Symbol	١	/alues	;	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Maximum sample rate in 8-bit mode ³⁾	<i>f</i> _{C8} CC	-	-	f _{ADC} / 38.5	-	1 sample pending
		-	-	f _{ADC} / 54.5	-	2 samples pending
RMS noise ⁴⁾	EN _{RMS} CC	-	1.5	_	LSB 12	DC input, $V_{DD} = 5.0 \text{ V},$ $V_{AIN = 2.5 \text{ V}},$ 25°C
DNL error	EA _{DNL} CC	-	±2.0	-	LSB 12	
INL error	EA _{INL} CC	-	±4.0	-	LSB 12	
Gain error with external reference	EA _{GAIN} CC	-	±0.5	-	%	SHSCFG.AREF = 00_B (calibrated)
Gain error with internal reference 5)	EA _{GAIN} CC	-	±3.6	-	%	SHSCFG.AREF = $1X_B$ (calibrated), -40°C - 105°C
		-	±2.0	-	%	SHSCFG.AREF = $1X_B$ (calibrated), 0°C - 85°C
Offset error	EA _{OFF} CC	-	±8.0	-	mV	Calibrated, $V_{\rm DD}$ = 5.0 V

1) The parameters are defined for ADC clock frequency f_{SH} = 32MHz, SHSCFG.DIVS = 0000_B. Usage of any other frequencies may affect the ADC performance.

2) No pending samples assumed, excluding sampling time and calibration.

3) Includes synchronization and calibration (average of gain and offset calibration).

4) This parameter can also be defined as an SNR value: SNR[dB] = $20 \times \log(A_{MAXeff} / N_{RMS})$. With $A_{MAXeff} = 2^N / 2$, SNR[dB] = $20 \times \log (2048 / N_{RMS})$ [N = 12]. $N_{RMS} = 1.5$ LSB12, therefore, equals SNR = $20 \times \log (2048 / 1.5) = 62.7$ dB.

5) Includes error from the reference voltage.



XMC1300 AB-Step XMC1000 Family

Electrical Parameters







Figure 14 shows typical graphs for active mode supply current for $V_{DDP} = 5V$, $V_{DDP} = 3.3V$, $V_{DDP} = 1.8V$ across different clock frequencies.



Figure 14 Active mode, a) peripherals clocks enabled, b) peripherals clocks disabled: Supply current I_{DDPA} over supply voltage V_{DDP for different clock}

frequencies





Figure 20 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.

Figure 20 Typical DCO1 accuracy over temperature

Table 26 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1300.

Parameter	Sym	Symbol		nit Valu	ies	Unit	Test Conditions		
			Min.	Тур.	Max.				
Nominal frequency	f _{nom}	СС	-	32.75	-	kHz	under nominal conditions ¹⁾ after trimming		
Accuracy	Δf_{LT}	CC	-1.7	-	3.4	%	with respect to f_{NOM} (typ), over temperature (0 °C to 85 °C)		
			-3.9	-	4.0	%	with respect to $f_{\rm NOM}$ (typ), over temperature (-40 °C to 105 °C)		

Table 26 32 kHz DCO2 Characteristics (Operating Conditions apply)

1) The deviation is relative to the factory trimmed frequency at nominal V_{DDC} and T_{A} = + 25 °C.



3.3.5 SPD Timing Requirements

The optimum SPD decision time between 0_B and 1_B is 0.75 µs. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69 µs).

Sample	Sampling	Sample	Sample	Effective	Remark
Freq.	Factor	Clocks 0 _B	Clocks 1 _B	Decision	
8 MHz	4	1 to 5	6 to 12	0.69 µs	The other closest option (0.81 µs) for the effective decision time is less robust.

Table 28 Optimum Number of Sample Clocks for SPD

1) Nominal sample frequency period multiplied with $0.5 + (max. number of 0_B sample clocks)$

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69 µs and 0.75 µs (calculated with nominal sample frequency)

62



3.3.6 Peripheral Timings

3.3.6.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode. *Note: Operating Conditions apply.*

Table 29 USIC SSC Master Mode Timing

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
SCLKOUT master clock period	t _{CLK} CC	62.5	-	-	ns	
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	80	_	_	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	0	_	_	ns	
Data output DOUT[3:0] valid time	t ₃ CC	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t ₄ SR	80	_	_	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t ₅ SR	0	-	_	ns	

Note: These parameters are not subject to production test, but verified by design and/or characterization.





Figure 22 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.



3.3.6.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode. *Note: Operating Conditions apply.*

Table 31	USIC IIC	Standard	Mode	Timing ¹⁾
----------	----------	----------	------	----------------------

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

 Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximalely 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Package and Reliability

4.2 **Package Outlines**



www.infineon.com

Published by Infineon Technologies AG