

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product StatusActiveCore ProcessorARM® Cortex®-M0Core Size32-Bit Single-CoreSpeed32MHzConnectivityI²C, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, I²S, POR, PWM, WDTNumber of I/O11Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size16K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 5.5V	
Core Size32-Bit Single-CoreSpeed32MHzConnectivityI²C, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, I²S, POR, PWM, WDTNumber of I/O11Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size16K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 5.5V	
Speed32MHzConnectivityI²C, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, I²S, POR, PWM, WDTNumber of I/O11Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size16K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 5.5V	
ConnectivityI²C, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, I²S, POR, PWM, WDTNumber of I/O11Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size16K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 5.5V	
PeripheralsBrown-out Detect/Reset, I2S, POR, PWM, WDTNumber of I/O11Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size16K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 5.5V	
Number of I/O11Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size16K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 5.5V	
Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size16K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 5.5V	
Program Memory Type     FLASH       EEPROM Size     -       RAM Size     16K × 8       Voltage - Supply (Vcc/Vdd)     1.8V ~ 5.5V	
EEPROM Size     -       RAM Size     16K x 8       Voltage - Supply (Vcc/Vdd)     1.8V ~ 5.5V	
RAM Size         16K × 8           Voltage - Supply (Vcc/Vdd)         1.8V ~ 5.5V	
Voltage - Supply (Vcc/Vdd) 1.8V ~ 5.5V	
Data Converters A/D 11x12b	
Oscillator Type Internal	
Operating Temperature -40°C ~ 105°C (TA)	
Mounting Type Surface Mount	
Package / Case 16-TSSOP (0.173", 4.40mm Width)	
Supplier Device Package PG-TSSOP-16-8	
Purchase URL https://www.e-xfl.com/product-detail/infineon-technologies/xmc1302t016x0032abxuma1	

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2017-03 Published by Infineon Technologies AG 81726 Munich, Germany © 2017 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



# XMC1300 AB-Step

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit processor core

Data Sheet V1.9 2017-03

# Microcontrollers



#### Summary of Features

• Configurable pad hysteresis

#### **On-Chip Debug Support**

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

## 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
  - T: TSSOP
  - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1300 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1300 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1300 is used for all derivatives throughout this document.

#### 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1301-T016F0008	PG-TSSOP-16-8	8	16
XMC1301-T016F0016	PG-TSSOP-16-8	16	
XMC1301-T016F0032	PG-TSSOP-16-8	32	16
XMC1301-T016X0008	PG-TSSOP-16-8	8	16
XMC1301-T016X0016	PG-TSSOP-16-8	16	16
XMC1302-T016X0008	PG-TSSOP-16-8	8	16

Table 1 Synopsis of XMC1300 Device Types




#### **Summary of Features**

Derivative	Value	Marking
XMC1301-T016F0008	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 <sub>H</sub>	AB
XMC1301-T016F0016	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1301-T016F0032	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1301-T016X0008	00013033 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 <sub>H</sub>	AB
XMC1301-T016X0016	00013033 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1302-T016X0008	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00003000 201ED083 <sub>H</sub>	AB
XMC1302-T016X0016	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1302-T016X0032	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1302-T028X0016	00013023 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1301-T038F0008	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 <sub>H</sub>	AB
XMC1301-T038F0016	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1301-T038F0032	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1301-T038X0032	00013013 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1301-T038F0064	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00011000 201ED083 <sub>H</sub>	AB
XMC1302-T038X0016	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1302-T038X0032	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1302-T038X0064	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 <sub>H</sub>	AB

#### Table 4 XMC1300 Chip Identification Number



**General Device Information** 





#### **General Device Information**

#### 2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

#### Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	Ν	Ν	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD\_INOUT(standard bi-directional pads)
- STD\_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD\_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	13	15	7	STD_IN OUT	
P0.1	24	18	-	-	-	STD_IN OUT	
P0.2	25	19	-	-	-	STD_IN OUT	
P0.3	26	20	-	-	-	STD_IN OUT	
P0.4	27	21	14	-	-	STD_IN OUT	
P0.5	28	22	15	16	8	STD_IN OUT	
P0.6	29	23	16	17	9	STD_IN OUT	

#### Table 6 Package Pin Mapping



#### **General Device Information**

Table 6											
Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes				
P0.7	30	24	17	18	10	STD_IN OUT					
P0.8	33	27	18	19	11	STD_IN OUT					
P0.9	34	28	19	20	12	STD_IN OUT					
P0.10	35	29	20	-	-	STD_IN OUT					
P0.11	36	30	-	-	-	STD_IN OUT					
P0.12	37	31	21	21	-	STD_IN OUT					
P0.13	38	32	22	22	-	STD_IN OUT					
P0.14	39	33	23	23	13	STD_IN OUT					
P0.15	40	34	24	24	14	STD_IN OUT					
P1.0	22	16	12	14	-	High Current					
P1.1	21	15	11	13	-	High Current					
P1.2	20	14	10	12	-	High Current					
P1.3	19	13	9	11	-	High Current					
P1.4	18	12	-	-	-	High Current					
P1.5	17	11	-	-	-	High Current					
P1.6	16	-	-	-	-	STD_IN OUT					
P2.0	1	35	25	1	15	STD_IN OUT/AN					

### Table 6 Package Pin Mapping (cont'd)

#### Table 9Port I/O Functions (cont'd)

Function	on Outputs						Inputs										
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input
P2.6								ACMP1.I NN	VADC0. G0CH0		ERU0.2A 1			USIC0_C H1.DX5D			
P2.7								ACMP1.I NP	VADC0. G1CH1		ERU0.3A 1			USIC0_C H1.DX4D			
P2.8								ACMP0.I NN	VADC0. G0CH1	VADC0. G1CH0	ERU0.3B 1			USIC0_C H1.DX5C			
P2.9								ACMP0.I NP	VADC0. G0CH2	VADC0. G1CH4	ERU0.3B 0			USIC0_C H1.DX4B			
P2.10	ERU0. PDOUT1	CCU40. OUT2	ERU0. GOUT1		CCU80. OUT30		USIC0_C H1.DOUT 0		VADC0. G0CH3	VADC0. G1CH2	ERU0.2B 0		USIC0_C H0.DX4C				
P2.11	ERU0. PDOUT0	CCU40. OUT3	ERU0. GOUT0		CCU80. OUT31	USIC0_C H1.SCLK OUT	USIC0_C H1.DOUT 0		VADC0. G0CH4	VADC0. G1CH3	ERU0.2B 1	USIC0_C H1.DX0E	USIC0_C H1.DX1E				

Infineon

Data Sheet



# 3 Electrical Parameters

This section provides the electrical parameters which are implementation-specific for the XMC1300.

#### 3.1 General Parameters

#### 3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1300 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

• CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1300 and must be regarded for a system design.

SR

Such parameters indicate **S**ystem Requirements, which must be provided by the application system in which the XMC1300 is designed in.



#### 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Parameter	Symb	ol		Va	lues	Unit	Note /
			Min Typ.		Max.		Test Cond ition
Junction temperature	$T_{J}$	SR	-40	_	115	°C	-
Storage temperature	$T_{\rm ST}$	SR	-40	-	125	°C	-
Voltage on power supply pin with respect to $V_{\rm SSP}$	$V_{DDP}$	SR	-0.3	-	6	V	-
Voltage on digital pins with respect to $V_{\rm SSP}^{1)}$	$V_{\rm IN}$	SR	-0.5	-	$V_{\text{DDP}}$ + 0.5 or max. 6	V	whichever is lower
Voltage on P2 pins with respect to $V_{\rm SSP}^{2)}$	$V_{INP2}$	SR	-0.3	-	V <sub>DDP</sub> + 0.3	V	-
Voltage on analog input pins with respect to $V_{\rm SSP}$	$\begin{array}{c} V_{\rm AIN} \\ V_{\rm AREF} \end{array}$	SR	-0.5	-	$V_{\text{DDP}}$ + 0.5 or max. 6	V	whichever is lower
Input current on any pin during overload condition	I <sub>IN</sub>	SR	-10	-	10	mA	-
Absolute maximum sum of all input currents during overload condition	ΣI <sub>IN</sub>	SR	-50	-	+50	mA	-

#### Table 11 Absolute Maximum Rating Parameters


1) Excluding port pins P2.[1,2,6,7,8,9,11].

2) Applicable to port pins P2.[1,2,6,7,8,9,11].



#### XMC1300 AB-Step XMC1000 Family

#### **Electrical Parameters**







### 3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{AIN}$ ) above the  $V_{DDP}$  on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol			Value	5	Unit	Note / Test Condition
			Min.	Тур.	Max.		
DC Switching Level	$V_{ODC}$	СС	54	_	183	mV	$VAIN \ge V_{DDP} + V_{ODC}$
Hysteresis	$V_{\rm OHYS}$	СС	15	_	54	mV	
Always detected	t <sub>OPDD</sub>	СС	103	_	-	ns	$V_{\text{AIN}} \ge V_{\text{DDP}}$ + 150 mV
Overvoltage Pulse			88	_	-	ns	$V_{\text{AIN}} \ge V_{\text{DDP}}$ + 350 mV
Never detected	t <sub>OPDN</sub>	СС	-	-	21	ns	$V_{\text{AIN}} \ge V_{\text{DDP}}$ + 150 mV
Overvoltage Pulse			-	_	11	ns	$V_{\text{AIN}} \ge V_{\text{DDP}}$ + 350 mV
Detection Delay of a	t <sub>ODD</sub>	CC	39	_	132	ns	$V_{\text{AIN}} \ge V_{\text{DDP}}$ + 150 mV
persistent Overvoltage			31	-	121	ns	$V_{\text{AIN}} \ge V_{\text{DDP}}$ + 350 mV
Release Delay	t <sub>ORD</sub>	CC	44	-	240	ns	$V_{\text{AIN}} \leq V_{\text{DDP}}; V_{\text{DDP}} = 5 \text{ V}$
			57	-	340	ns	$V_{\text{AIN}} \le V_{\text{DDP}}; V_{\text{DDP}} = 3.3$
Enable Delay	t <sub>OED</sub>	CC	-	-	300	ns	ORCCTRL.ENORCx =

# Table 18Out of Range Comparator (ORC) Characteristics (Operating<br/>Conditions apply; V<sub>DDP</sub> = 3.0 V - 5.5 V; C<sub>1</sub> = 0.25 pF)




Figure 12 ORCx.OUT Trigger Generation



### 3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Value	S	Unit	Note /
		Min	Typ. <sup>1)</sup>	Max.		Test Condition
		•				
Active mode current	$I_{\rm DDPAE}{\rm CC}$	-	9.2	12	mA	32 / 64
Peripherals enabled		-	8.1	-	mA	24 / 48
$f_{\sf MCLK} / f_{\sf PCLK}$ in $\sf MHz^{2)}$		_	6.6	-	mA	16 / 32
		_	5.5	-	mA	8 / 16
		_	4	-	mA	1 / 1
Active mode current Peripherals disabled $f_{\rm MCLK}/f_{\rm PCLK}$ in $\rm MHz^{3)}$	I <sub>DDPAD</sub> CC	_	4.8	-	mA	32 / 64
		_	4.1	-	mA	24 / 48
		_	3.3	-	mA	16 / 32
		_	2.7	-	mA	8 / 16
		_	1.5	-	mA	1 / 1
Active mode current	I <sub>DDPAR</sub> CC	_	7.3	-	mA	32 / 64
Code execution from RAM		_	6.3	-	mA	24 / 48
Flash is powered down $f_{MCLK} / f_{PCLK}$ in MHz		_	5.2	-	mA	16 / 32
		_	4.2	-	mA	8 / 16
		-	3.3	-	mA	1/1
Sleep mode current	I <sub>DDPSE</sub> CC	-	6.6	-	mA	32 / 64
Peripherals clock enabled			5.8	-	mA	24 / 48
$f_{MCLK}/f_{PCLK}$ in $MHz^{4)}$			5.1	-	mA	16 / 32
			4.4	-	mA	8 / 16
			3.7	-	mA	1/1

#### Table 21Power Supply Parameters; VVDDP= 5V



Parameter	Symbol		Values	S	Unit	Note /
		Min Typ. <sup>1)</sup> Max.		-	Test Condition	
Sleep mode current	I <sub>DDPSD</sub> CC	• -	1.8	-	mA	32 / 64
Peripherals clock disabled			1.7	-	mA	24 / 48
Flash active $f_{\rm MCLK}/f_{\rm PCLK}$ in MHz <sup>5)</sup>			1.6	-	mA	16 / 32
			1.5	-	mA	8 / 16
			1.4	-	mA	1/1
Sleep mode current	I <sub>DDPSR</sub> CC	-	1.2	-	mA	32 / 64
Peripherals clock disabled			1.1	-	mA	24 / 48
Flash powered down $f_{MCLK}/f_{PCLK}$ in MHz <sup>6)</sup>			1.0	-	mA	16 / 32
			0.8	-	mA	8 / 16
			0.7	-	mA	1/1
Deep Sleep mode current <sup>7)</sup>	I <sub>DDPDS</sub> CC	-	0.24	-	mA	
Wake-up time from Sleep to Active mode <sup>8)</sup>	t <sub>SSA</sub> CC	_	6	-	cycles	
Wake-up time from Deep Sleep to Active mode <sup>9)</sup>	t <sub>DSA</sub> CC	-	280	-	μsec	

#### Table 21 Power Supply Parameters; V<sub>DDP</sub> = 5V

1) The typical values are measured at  $T_A = +25 \text{ °C}$  and VDDP = 5 V.

2) CPU and all peripherals clock enabled, Flash is in active mode.

3) CPU enabled, all peripherals clock disabled, Flash is in active mode.

4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU in sleep, Flash is in active mode.

6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.

7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.

8) CPU in sleep, Flash is in active mode during sleep mode.

9) CPU in sleep, Flash is in powered down mode during deep sleep mode.



**Table 22** provides the active current consumption of some modules operating at 5 V power supply at 25° C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Active Current Consumption			Unit	Test Condition				
		Тур.						
Baseload current	I <sub>CPUDDC</sub>	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP <sup>1)</sup>				
VADC and SHS	I <sub>ADCDDC</sub>	3.4	mA	Set CGATCLR0.VADC to 1 <sup>2)</sup>				
USIC0	I <sub>USIC0DDC</sub>	0.87	mA	Set CGATCLR0.USIC0 to 1 <sup>3)</sup>				
CCU40	I <sub>CCU40DDC</sub>	0.94	mA	Set CGATCLR0.CCU40 to 1 <sup>4)</sup>				
CCU80	I <sub>CCU80DDC</sub>	0.42	mA	Set CGATCLR0.CCU80 to 1 <sup>5)</sup>				
POSIF0	I <sub>PIF0DDC</sub>	0.26	mA	Set CGATCLR0.POSIF0 to 16)				
BCCU0	I <sub>BCCU0DDC</sub>	0.24	mA	Set CGATCLR0.BCCU0 to 1 <sup>7)</sup>				
MATH	I <sub>MATHDDC</sub>	0.35	mA	Set CGATCLR0.MATH to 18)				
WDT	I <sub>WDTDDC</sub>	0.03	mA	Set CGATCLR0.WDT to 19)				
RTC	I <sub>RTCDDC</sub>	0.01	mA	Set CGATCLR0.RTC to 1 <sup>10)</sup>				

Table 22 Typical Active Current Consumption

1) Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.

2) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode

3) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms

4) Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle

- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU8 slice with PWM frequency at 1500Hz and a period match interrupt used to toggle duty cycle between 10% and 90%
- 6) Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, hall sensor mode
- Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, FCLK=0.8MHz, Normal mode (BCCU Clk = FCLK/4), 3 BCCU Channels and 1 Dimming Engine, change color or dim every 1s
- Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, tangent calculation in while loop; CORDIC circular rotation, no keep, autostart; 32-by-32 bit signed DIV, autostart, DVS right shift by 11
- Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 10) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled



#### 3.2.7 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Erase Time per page / sector	t <sub>ERASE</sub> CC	6.8	7.1	7.6	ms	
Program time per block	t <sub>PSER</sub> CC	102	152	204	μS	
Wake-Up time	t <sub>WU</sub> CC	_	32.2	-	μs	
Read time per word	t <sub>a</sub> CC	_	50	-	ns	
Data Retention Time	t <sub>RET</sub> CC	10	-	-	years	Max. 100 erase / program cycles
Flash Wait States 1)	N <sub>WSFLASH</sub> CC	0	0	0		$f_{\rm MCLK} = 8  \rm MHz$
		0	1	1		$f_{\rm MCLK} = 16  \rm MHz$
		1	1.3	2		$f_{\rm MCLK} = 32 \ {\rm MHz}$
Fixed Flash Wait States configured in bit	N <sub>FWSFLASH</sub> SR	0	0	1		NVM_CONFIG1.FI XWS = $1_B$ , $f_{MCLK} \le 16$ MHz
NVM_NVMCONF.WS		1	1	1		NVM_CONFIG1.F XWS = $1_B$ , 16 MHz < $f_{MCLK} \le$ 32 MHz
Erase Cycles	N <sub>ECYC</sub> CC	-	-	5*10 <sup>4</sup>	cycles	Sum of page and sector erase cycles
Total Erase Cycles	N <sub>TECYC</sub> CC	_	-	2*10 <sup>6</sup>	cycles	

Table 23 Flash Memory Parameters

1) Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.






Figure 20 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.

#### Figure 20 Typical DCO1 accuracy over temperature

Table 26 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1300.

Parameter	Sym	Symbol		Limit Values			Test Conditions
				Min. Typ.		-	
Nominal frequency	$f_{\rm NOM}$	СС	_	32.75	-	kHz	under nominal conditions <sup>1)</sup> after trimming
Accuracy	$\Delta f_{LT}$	CC	-1.7	-	3.4	%	with respect to $f_{NOM}$ (typ), over temperature (0 °C to 85 °C)
			-3.9	-	4.0	%	with respect to <i>f</i> <sub>NOM</sub> (typ), over temperature (-40 °C to 105 °C)

#### Table 26 32 kHz DCO2 Characteristics (Operating Conditions apply)

1) The deviation is relative to the factory trimmed frequency at nominal  $V_{\text{DDC}}$  and  $T_{\text{A}}$  = + 25 °C.




## 3.3.4 Serial Wire Debug Port (SW-DP) Timing


The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.


	Table 27	SWD Interface Timing	Parameters(O	perating Co	onditions apply)
--	----------	----------------------	--------------	-------------	------------------

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
SWDCLK high time	<i>t</i> 1 SR	50	-	500000	ns	-
SWDCLK low time	$t_2$ SR	50	-	500000	ns	-
SWDIO input setup to SWDCLK rising edge	<i>t</i> 3 SR	10	-	-	ns	-
SWDIO input hold after SWDCLK rising edge	t <sub>4</sub> SR	10	-	-	ns	-
SWDIO output valid time	t <sub>5</sub> CC	-	-	68	ns	C <sub>L</sub> = 50 pF
after SWDCLK rising edge		-	-	62	ns	C <sub>L</sub> = 30 pF
SWDIO output hold time from SWDCLK rising edge	t <sub>6</sub> CC	4	-	-	ns	









#### Figure 23 USIC IIC Stand and Fast Mode Timing

#### 3.3.6.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode. *Note: Operating Conditions apply.* 

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>1</sub> CC	2/f <sub>MCLK</sub>	-	-	ns	$V_{\text{DDP}} \ge 3 \text{ V}$
		4/f <sub>MCLK</sub>	-	-	ns	$V_{ m DDP}$ < 3 V
Clock HIGH	t <sub>2</sub> CC	0.35 x	-	-	ns	
		t <sub>1min</sub>				
Clock Low	t <sub>3</sub> CC	0.35 x	-	-	ns	
		t <sub>1min</sub>				
Hold time	$t_4 \text{ CC}$	0	-	-	ns	
Clock rise time	t <sub>5</sub> CC	-	-	0.15 x	ns	
				t <sub>1min</sub>		

#### Table 33 USIC IIS Master Transmitter Timing



Package and Reliability

#### 4.2 **Package Outlines**

