

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I²S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1302t038x0064abxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1302t038x0064abxuma1</a>

**Edition 2017-03**

**Published by**

**Infineon Technologies AG  
81726 Munich, Germany**

**© 2017 Infineon Technologies AG  
All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## Table of Contents

## Table of Contents

<b>1</b>	<b>Summary of Features</b>	8
1.1	Ordering Information	10
1.2	Device Types	10
1.3	Device Type Features	12
1.4	Chip Identification Number	12
<b>2</b>	<b>General Device Information</b>	16
2.1	Logic Symbols	16
2.2	Pin Configuration and Definition	18
2.2.1	Package Pin Summary	22
2.2.2	Port I/O Function Description	25
2.2.3	Hardware Controlled I/O Function Description	27
<b>3</b>	<b>Electrical Parameters</b>	33
3.1	General Parameters	33
3.1.1	Parameter Interpretation	33
3.1.2	Absolute Maximum Ratings	34
3.1.3	Pin Reliability in Overload	35
3.1.4	Operating Conditions	37
3.2	DC Parameters	38
3.2.1	Input/Output Characteristics	38
3.2.2	Analog to Digital Converters (ADC)	42
3.2.3	Out of Range Comparator (ORC) Characteristics	46
3.2.4	Analog Comparator Characteristics	48
3.2.5	Temperature Sensor Characteristics	49
3.2.6	Power Supply Current	50
3.2.7	Flash Memory Parameters	55
3.3	AC Parameters	56
3.3.1	Testing Waveforms	56
3.3.2	Power-Up and Supply Monitoring Characteristics	57
3.3.3	On-Chip Oscillator Characteristics	59
3.3.4	Serial Wire Debug Port (SW-DP) Timing	61
3.3.5	SPD Timing Requirements	62
3.3.6	Peripheral Timings	63
3.3.6.1	Synchronous Serial Interface (USIC SSC) Timing	63
3.3.6.2	Inter-IC (IIC) Interface Timing	66
3.3.6.3	Inter-IC Sound (IIS) Interface Timing	68
<b>4</b>	<b>Package and Reliability</b>	70
4.1	Package Parameters	70
4.1.1	Thermal Considerations	70
4.2	Package Outlines	72

---

**Table of Contents**

5	<b>Quality Declaration</b>	.....	77
---	----------------------------	-------	----

## General Device Information

## 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.

Top View		
P2.4	1	38
P2.5	2	37
P2.6	3	36
P2.7	4	35
P2.8	5	34
P2.9	6	33
P2.10	7	32
P2.11	8	31
V <sub>SSP</sub> /V <sub>SS</sub>	9	30
V <sub>DDP</sub> /V <sub>DD</sub>	10	29
P1.5	11	28
P1.4	12	27
P1.3	13	26
P1.2	14	25
P1.1	15	24
P1.0	16	23
P0.0	17	22
P0.1	18	21
P0.2	19	20

**Figure 4 XMC1300 PG-TSSOP-38 Pin Configuration (top view)**

**General Device Information**
**Table 6 Package Pin Mapping (cont'd)**

<b>Function</b>	<b>VQFN 40</b>	<b>TSSOP 38</b>	<b>TSSOP 28</b>	<b>VQFN 24</b>	<b>TSSOP 16</b>	<b>Pad Type</b>	<b>Notes</b>
P2.1	2	36	26	2	-	STD_IN OUT/AN	
P2.2	3	37	27	3	-	STD_IN/ AN	
P2.3	4	38	-	-	-	STD_IN/ AN	
P2.4	5	1	-	-	-	STD_IN/ AN	
P2.5	6	2	28	-	-	STD_IN/ AN	
P2.6	7	3	1	4	16	STD_IN/ AN	
P2.7	8	4	2	5	1	STD_IN/ AN	
P2.8	9	5	3	5	1	STD_IN/ AN	
P2.9	10	6	4	6	2	STD_IN/ AN	
P2.10	11	7	5	7	3	STD_IN OUT/AN	
P2.11	12	8	6	8	4	STD_IN OUT/AN	
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage
VDDP	15	10	8	10	6	Power	When VDD is supplied, VDDP has to be supplied with the same voltage.

**General Device Information**
**Table 6 Package Pin Mapping (cont'd)**

<b>Function</b>	<b>VQFN 40</b>	<b>TSSOP 38</b>	<b>TSSOP 28</b>	<b>VQFN 24</b>	<b>TSSOP 16</b>	<b>Pad Type</b>	<b>Notes</b>
VSSP	31	25	-	-	-	Power	I/O port ground
VDDP	32	26	-	-	-	Power	I/O port supply
VSSP	Exp. Pad	-	-	Exp. Pad	-	Power	<b>Exposed Die Pad</b> The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.

### **2.2.2 Port I/O Function Description**

The following general building block is used to describe the I/O functions of each PORT pin:

**Table 7 Port I/O Function Description**

<b>Function</b>	<b>Outputs</b>		<b>Inputs</b>	
	<b>ALT1</b>	<b>ALTn</b>	<b>Input</b>	<b>Input</b>
P0.0		MODA.OUT	MODC.INA	
Pn.y	MODA.OUT		MODA.INA	MODC.INB

**Table 9 Port I/O Functions**

Function	Outputs							Inputs									
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input			
P0.0	ERU0. PDOUT0		ERU0. GOUT0	CCU40. OUT0	CCU80. OUT00	USIC0_C H0.SELO 0	USIC0_C H1.SELO 0	BCCU0. TRAPINB	CCU40. IN0C			USIC0_C H0.DX2A	USIC0_C H1.DX2A				
P0.1	ERU0. PDOUT1		ERU0. GOUT1	CCU40. OUT1	CCU80. OUT01	BCCU0. OUT8	SCU. VDROP		CCU40. IN1C								
P0.2	ERU0. PDOUT2		ERU0. GOUT2	CCU40. OUT2	CCU80. OUT02	VADC0. EMUX02	CCU80. OUT10		CCU40. IN2C								
P0.3	ERU0. PDOUT3		ERU0. GOUT3	CCU40. OUT3	CCU80. OUT03	VADC0. EMUX01	CCU80. OUT11		CCU40. IN3C								
P0.4	BCCU0. OUT0			CCU40. OUT1	CCU80. OUT13	VADC0. EMUX00	WWDT. SERVICE _OUT		CCU80. IN0B								
P0.5	BCCU0. OUT1			CCU40. OUT0	CCU80. OUT12	ACMP2. OUT	CCU80. OUT01		CCU80. IN1B								
P0.6	BCCU0. OUT2			CCU40. OUT0	CCU80. OUT11	USIC0_C H1.MCLK OUT	USIC0_C H1.DOUT 0		CCU40. IN0B			USIC0_C H1.DX0C					
P0.7	BCCU0. OUT3			CCU40. OUT1	CCU80. OUT10	USIC0_C H0.SCLK OUT	USIC0_C H1.DOUT 0		CCU40. IN1B			USIC0_C H0.DX1C	USIC0_C H1.DX0D	USIC0_C H1.DX1C			
P0.8	BCCU0. OUT4			CCU40. OUT2	CCU80. OUT20	USIC0_C H0.SCLK OUT	USIC0_C H1.SCLK OUT		CCU40. IN2B			USIC0_C H0.DX1B	USIC0_C H1.DX1B				
P0.9	BCCU0. OUT5			CCU40. OUT3	CCU80. OUT21	USIC0_C H0.SELO 0	USIC0_C H1.SELO 0		CCU40. IN3B			USIC0_C H0.DX2B	USIC0_C H1.DX2B				
P0.10	BCCU0. OUT6			ACMP0. OUT	CCU80. OUT22	USIC0_C H0.SELO 1	USIC0_C H1.SELO 1		CCU80. IN2B			USIC0_C H0.DX2C	USIC0_C H1.DX2C				
P0.11	BCCU0. OUT7			USIC0_C H0.MCLK OUT	CCU80. OUT23	USIC0_C H0.SELO 2	USIC0_C H1.SELO 2					USIC0_C H0.DX2D	USIC0_C H1.DX2D				
P0.12	BCCU0. OUT6				CCU80. OUT33	USIC0_C H0.SELO 3	CCU80. OUT20	BCCU0. TRAPINA	CCU40. IN0A	CCU40. IN1A	CCU40. IN2A	CCU40. IN3A	CCU80. IN0A	CCU80. IN1A	CCU80. IN2A	CCU80. IN3A	USIC0_C H0.DX2E
P0.13	WWDT. SERVICE _OUT				CCU80. OUT32	USIC0_C H0.SELO 4	CCU80. OUT21		CCU80. IN3B	POSIF0. IN0B		USIC0_C H0.DX2F					

**Table 9 Port I/O Functions (cont'd)**

Function	Outputs							Inputs									
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input
P2.6								ACMP1.I NN	VADC0. G0CH0		ERU0.2A 1	USIC0_C H0.DX3E	USIC0_C H0.DX4E	USIC0_C H1.DX5D	ORC4.AI N		
P2.7								ACMP1.I NP	VADC0. G1CH1		ERU0.3A 1	USIC0_C H0.DX5C	USIC0_C H1.DX3D	USIC0_C H1.DX4D	ORC5.AI N		
P2.8								ACMP0.I NN	VADC0. G0CH1	VADC0. G1CH0	ERU0.3B 1	USIC0_C H0.DX3D	USIC0_C H0.DX4D	USIC0_C H1.DX5C	ORC6.AI N		
P2.9								ACMP0.I NP	VADC0. G0CH2	VADC0. G1CH4	ERU0.3B 0	USIC0_C H0.DX5A	USIC0_C H1.DX3B	USIC0_C H1.DX4B	ORC7.AI N		
P2.10	ERU0. PDOUT1	CCU40. OUT2	ERU0. GOUT1		CCU80. OUT30	ACMP0. OUT	USIC0_C H1.DOUT 0		VADC0. G0CH3	VADC0. G1CH2	ERU0.2B 0	USIC0_C H0.DX3C	USIC0_C H0.DX4C	USIC0_C H1.DX0F			
P2.11	ERU0. PDOUT0	CCU40. OUT3	ERU0. GOUT0		CCU80. OUT31	USIC0_C H1.SCLK OUT	USIC0_C H1.DOUT 0	ACMP.RE F	VADC0. G0CH4	VADC0. G1CH3	ERU0.2B 1	USIC0_C H1.DX0E	USIC0_C H1.DX1E				

**Table 10      Hardware Controlled I/O Functions (cont'd)**

Function	Outputs		Inputs		Pull Control			
	HWO0	HWO1	HWI0	HWI1	HWO_PD	HWO_PU	HW1_PD	HW1_PU
P2.6					BCCU0.OUT2	BCCU0.OUT2	CCU40.OUT3	CCU40.OUT3
P2.7					BCCU0.OUT8	BCCU0.OUT8	CCU40.OUT3	CCU40.OUT3
P2.8					BCCU0.OUT1	BCCU0.OUT1	CCU40.OUT2	CCU40.OUT2
P2.9					BCCU0.OUT7	BCCU0.OUT7	CCU40.OUT2	CCU40.OUT2
P2.10					BCCU0.OUT4	BCCU0.OUT4		
P2.11					BCCU0.OUT5	BCCU0.OUT5		

**Electrical Parameters**

### 3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1300. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

**Table 15 Operating Conditions Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Typ.	Max.			
Ambient Temperature	$T_A$	SR	-40	–	85	°C	Temp. Range F
			-40	–	105	°C	Temp. Range X
Digital supply voltage <sup>1)</sup>	$V_{DDP}$	SR	1.8	–	5.5	V	
MCLK Frequency	$f_{MCLK}$	CC	–	–	33.2	MHz	CPU clock
PCLK Frequency	$f_{PCLK}$	CC	–	–	66.4	MHz	Peripherals clock
Short circuit current of digital outputs	$I_{SC}$	SR	-5	–	5	mA	
Absolute sum of short circuit currents of the device	$\Sigma I_{SC\_D}$	SR	–	–	25	mA	

1) See also the Supply Monitoring thresholds, [Chapter 3.3.2](#).

**Electrical Parameters**

### 3.2.2 Analog to Digital Converters (ADC)

**Table 17** shows the Analog to Digital Converter (ADC) characteristics.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 17 ADC Characteristics (Operating Conditions apply)<sup>1)</sup>**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply voltage range (internal reference)	$V_{DD\_int}$ SR	2.0	–	3.0	V	SHSCFG.AREF = 11 <sub>B</sub> CALCTR.CALGNSTC = 0C <sub>H</sub>
		3.0	–	5.5	V	SHSCFG.AREF = 10 <sub>B</sub>
Supply voltage range (external reference)	$V_{DD\_ext}$ SR	3.0	–	5.5	V	SHSCFG.AREF = 00 <sub>B</sub>
Analog input voltage range	$V_{AIN}$ SR	$V_{SSP} - 0.05$	–	$V_{DDP} + 0.05$	V	
Auxiliary analog reference ground	$V_{REFGND}$ SR	$V_{SSP} - 0.05$	–	1.0	V	G0CH0
		$V_{SSP} - 0.05$	–	0.2	V	G1CH0
Internal reference voltage (full scale value)	$V_{REFINT}$ CC	5			V	
Switched capacitance of an analog input	$C_{AINS}$ CC	–	1.2	2	pF	GNCTRxz.GAINy=00 <sub>B</sub> (unity gain)
		–	1.2	2	pF	GNCTRxz.GAINy=01 <sub>B</sub> (gain g1)
		–	4.5	6	pF	GNCTRxz.GAINy=10 <sub>B</sub> (gain g2)
		–	4.5	6	pF	GNCTRxz.GAINy=11 <sub>B</sub> (gain g3)
Total capacitance of an analog input	$C_{AINT}$ CC	–	–	10	pF	
Total capacitance of the reference input	$C_{AREFT}$ CC	–	–	10	pF	

## Electrical Parameters


### 3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{AIN}$ ) above the  $V_{DDP}$  on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).


*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 18 Out of Range Comparator (ORC) Characteristics (Operating Conditions apply;  $V_{DDP} = 3.0 \text{ V} - 5.5 \text{ V}$ ;  $C_L = 0.25 \text{ pF}$ )**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DC Switching Level	$V_{ODC}$	CC	54	—	183	mV $V_{AIN} \geq V_{DDP} + V_{ODC}$
Hysteresis	$V_{OHYS}$	CC	15	—	54	mV
Always detected Overvoltage Pulse	$t_{OPDD}$	CC	103	—	-	ns $V_{AIN} \geq V_{DDP} + 150 \text{ mV}$
			88	—	-	ns $V_{AIN} \geq V_{DDP} + 350 \text{ mV}$
Never detected Overvoltage Pulse	$t_{OPDN}$	CC	—	—	21	ns $V_{AIN} \geq V_{DDP} + 150 \text{ mV}$
			—	—	11	ns $V_{AIN} \geq V_{DDP} + 350 \text{ mV}$
Detection Delay of a persistent Overvoltage	$t_{ODD}$	CC	39	—	132	ns $V_{AIN} \geq V_{DDP} + 150 \text{ mV}$
			31	—	121	ns $V_{AIN} \geq V_{DDP} + 350 \text{ mV}$
Release Delay	$t_{ORD}$	CC	44	—	240	ns $V_{AIN} \leq V_{DDP}; V_{DDP} = 5 \text{ V}$
			57	—	340	ns $V_{AIN} \leq V_{DDP}; V_{DDP} = 3.3 \text{ V}$
Enable Delay	$t_{OED}$	CC	—	—	300	ns    ORCCTRL.ENORCx = 1



**Figure 12 ORCx.OUT Trigger Generation**

**Electrical Parameters**


**Figure 13    ORC Detection Ranges**

**Electrical Parameters**

### 3.2.4 Analog Comparator Characteristics

**Table 19** below shows the Analog Comparator characteristics.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

**Table 19 Analog Comparator Characteristics (Operating Conditions apply)**

Parameter	Symbol	SR	Limit Values			Unit	Notes/ Test Conditions
			Min.	Typ.	Max.		
Input Voltage	$V_{\text{CMP}}$	SR	-0.05	—	$V_{\text{DDP}} + 0.05$	V	
Input Offset	$V_{\text{CMPOFF}}$	CC	—	+/-3	—	mV	High power mode $\Delta V_{\text{CMP}} < 200 \text{ mV}$
			—	+/-20	—	mV	Low power mode $\Delta V_{\text{CMP}} < 200 \text{ mV}$
Propagation Delay <sup>1)</sup>	$t_{\text{PDELAY}}$	CC	—	25	—	ns	High power mode, $\Delta V_{\text{CMP}} = 100 \text{ mV}$
			—	80	—	ns	High power mode, $\Delta V_{\text{CMP}} = 25 \text{ mV}$
			—	250	—	ns	Low power mode, $\Delta V_{\text{CMP}} = 100 \text{ mV}$
			—	700	—	ns	Low power mode, $\Delta V_{\text{CMP}} = 25 \text{ mV}$
Current Consumption	$I_{\text{ACMP}}$	CC	—	100	—	$\mu\text{A}$	First active ACMP in high power mode, $\Delta V_{\text{CMP}} > 30 \text{ mV}$
			—	66	—	$\mu\text{A}$	Each additional ACMP in high power mode, $\Delta V_{\text{CMP}} > 30 \text{ mV}$
			—	10	—	$\mu\text{A}$	First active ACMP in low power mode
			—	6	—	$\mu\text{A}$	Each additional ACMP in low power mode
Input Hysteresis	$V_{\text{HYS}}$	CC	—	+/-15	—	mV	
Filter Delay <sup>1)</sup>	$t_{\text{FDELAY}}$	CC	—	5	—	ns	

1) Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.

**Electrical Parameters**
**Table 21 Power Supply Parameters; V<sub>DDP</sub> = 5V**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min	Typ. <sup>1)</sup>	Max.		
Sleep mode current Peripherals clock disabled Flash active $f_{MCLK} / f_{PCLK}$ in MHz <sup>5)</sup>	$I_{DDPSD}$ CC	-	1.8	-	mA	32 / 64
		-	1.7	-	mA	24 / 48
		-	1.6	-	mA	16 / 32
		-	1.5	-	mA	8 / 16
		-	1.4	-	mA	1 / 1
Sleep mode current Peripherals clock disabled Flash powered down $f_{MCLK} / f_{PCLK}$ in MHz <sup>6)</sup>	$I_{DDPSR}$ CC	-	1.2	-	mA	32 / 64
		-	1.1	-	mA	24 / 48
		-	1.0	-	mA	16 / 32
		-	0.8	-	mA	8 / 16
		-	0.7	-	mA	1 / 1
Deep Sleep mode current <sup>7)</sup>	$I_{DDPDS}$ CC	-	0.24	-	mA	
Wake-up time from Sleep to Active mode <sup>8)</sup>	$t_{SSA}$ CC	-	6	-	cycles	
Wake-up time from Deep Sleep to Active mode <sup>9)</sup>	$t_{DSA}$ CC	-	280	-	μsec	

1) The typical values are measured at  $T_A = + 25^\circ\text{C}$  and  $V_{DDP} = 5 \text{ V}$ .

2) CPU and all peripherals clock enabled, Flash is in active mode.

3) CPU enabled, all peripherals clock disabled, Flash is in active mode.

4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU in sleep, Flash is in active mode.

6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.

7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.


8) CPU in sleep, Flash is in active mode during sleep mode.

9) CPU in sleep, Flash is in powered down mode during deep sleep mode.

**Electrical Parameters**
**Table 24 Power-Up and Supply Monitoring Parameters (Operating Conditions apply) (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
$V_{DDP}$ brownout reset voltage	$V_{DDPBO}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running
$V_{DDP}$ voltage to ensure defined pad states	$V_{DDPPA}$ CC	—	1.0	—	V	
Start-up time from power-on reset	$t_{SSW}$ SR	—	320	—	μs	Time to the first user code instruction <sup>3)</sup>
BMI program time	$t_{BMI}$ SR	—	8.25	—	ms	Time taken from a user-triggered system reset after BMI installation is requested

- 1) A capacitor of at least 100 nF has to be added between VDDP and VSSP to fulfill the requirement as stated for this parameter.
- 2) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 3) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTAT0 are gated.


**Figure 19 Supply Threshold Parameters**

### 3.3.5 SPD Timing Requirements

The optimum SPD decision time between  $0_B$  and  $1_B$  is  $0.75 \mu s$ . With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles ( $0.69 \mu s$ ).

**Table 28 Optimum Number of Sample Clocks for SPD**

Sample Freq.	Sampling Factor	Sample Clocks $0_B$	Sample Clocks $1_B$	Effective Decision Time <sup>1)</sup>	Remark
8 MHz	4	1 to 5	6 to 12	$0.69 \mu s$	The other closest option ( $0.81 \mu s$ ) for the effective decision time is less robust.

1) Nominal sample frequency period multiplied with  $0.5 + (\max. \text{ number of } 0_B \text{ sample clocks})$


For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:


- Frequency deviation of the sample clock is  $\pm 5\%$
- Effective decision time is between  $0.69 \mu s$  and  $0.75 \mu s$  (calculated with nominal sample frequency)

**Electrical Parameters**
**Table 30 USIC SSC Slave Mode Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DX1 slave clock period	$t_{CLK}$ SR	125	—	—	ns	
Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>	$t_{10}$ SR	10	—	—	ns	
Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>	$t_{11}$ SR	10	—	—	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup>	$t_{12}$ SR	10	—	—	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>	$t_{13}$ SR	10	—	—	ns	
Data output DOUT[3:0] valid time	$t_{14}$ CC	-	—	80	ns	

1) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).


**Figure 29 PG-VQFN-24-19**



**Figure 30 PG-VQFN-40-13**

All dimensions in mm.