



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.



Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 16MHz |
| Connectivity | CANbus, EBI/EMI, SCI, Serial I/O, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 78 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | Mask ROM |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-QFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-150 |

Contents

| | | | |
|--|-----------|---|-----------|
| Product Lineup | 3 | Electrical Characteristics | 31 |
| Pin Assignment | 5 | Absolute Maximum Ratings | 31 |
| Pin Description | 6 | Recommended Conditions | 33 |
| I/O Circuit Type | 8 | DC Characteristics | 33 |
| Handling Devices | 11 | AC Characteristics | 35 |
| Block Diagram | 14 | A/D Converter | 42 |
| Memory Space | 15 | A/D Converter Glossary | 44 |
| I/O Map | 16 | Notes on Using A/D Converter | 45 |
| Can Controller | 23 | Flash memory | 46 |
| List of Control Registers | 23 | Example Characteristics | 47 |
| List of Message Buffers (ID Registers) | 24 | Ordering Information | 49 |
| List of Message Buffers (DLC Registers and | | Package Dimensions | 49 |
| Data Registers) | 27 | Major Changes | 50 |
| Interrupt Source, Interrupt Vector, and Interrupt | | | |
| Control Register | 29 | | |

| Circuit Type | Circuit | Remarks |
|--------------|--|--|
| D |  | <ul style="list-style-type: none"> ■ CMOS output ■ CMOS Hysteresis input |
| E |  | <ul style="list-style-type: none"> ■ CMOS output ■ CMOS Hysteresis input ■ Analog input |

(Continued)

5. Handling Devices

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding V_{CC} or an voltage below V_{SS} is applied to input or output pins or a voltage exceeding the rating is applied across V_{CC} and V_{SS} .

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AV_{CC} , AV_{RH} , DV_{CC}) and analog input voltages not exceed the digital voltage (V_{CC}).


(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k Ω resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




(4) Power supply pins (V_{CC}/V_{SS})

In products with multiple V_{CC} or V_{SS} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{CC} and V_{SS} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between V_{CC} and V_{SS} pins near the device.



(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV_{CC} , AV_{RH} , AV_{RL}) and analog inputs (AN_0 to AN_7) after turning-on the digital power supply (V_{CC}).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AV_{RH} or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AV_{RH} = DV_{CC} = V_{SS}$.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).


(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)


During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

■ If \overline{RST} pin is "H", the outputs become indeterminate.

■ If \overline{RST} pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follows.





(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB, ADB, USB, SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(14) Using REALOS

The use of EI²OS is not possible with the REALOS real time operating system.

(15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------------------------------|---|--------------|--------|---|------------------------------|
| 4C _H | PPGA Operation Mode Control Register | PPGCA | R/W | 16-bit Programmable Pulse Generator A/B | 0 _ 0 0 0 _ _ 1 _B |
| 4D _H | PPGB Operation Mode Control Register | PPGCB | R/W | | 0 _ 0 0 0 0 0 1 _B |
| 4E _H | PPGA, B Output Pin Control Register | PPGAB | R/W | | 0 0 0 0 0 0 _ _ _B |
| 4F _H | Reserved | | | | |
| 50 _H | Timer Control Status Register 0 | TMCSR0 | R/W | 16-bit Reload Timer 0 | 0 0 0 0 0 0 0 0 _B |
| 51 _H | Timer Control Status Register 0 | TMCSR0 | R/W | | _ _ _ _ 0 0 0 0 _B |
| 52 _H | Timer 0/Reload Register 0 | TMR0/TMRLR0 | R/W | | XXXXXXXX _B |
| 53 _H | Timer 0/Reload Register 0 | TMR0/TMRLR0 | R/W | | XXXXXXXX _B |
| 54 _H | Timer Control Status Register 1 | TMCSR1 | R/W | 16-bit Reload Timer 1 | 0 0 0 0 0 0 0 0 _B |
| 55 _H | Timer Control Status Register 1 | TMCSR1 | R/W | | _ _ _ _ 0 0 0 0 _B |
| 56 _H | Timer Register 1/Reload Register 1 | TMR1/TMRLR1 | R/W | | XXXXXXXX _B |
| 57 _H | Timer Register 1/Reload Register 1 | TMR1/TMRLR1 | R/W | | XXXXXXXX _B |
| 58 _H | Output Compare Control Status Register 0 | OCS0 | R/W | Output Compare 0/1 | 0 0 0 0 _ _ 0 0 _B |
| 59 _H | Output Compare Control Status Register 1 | OCS1 | R/W | | _ _ _ 0 0 0 0 0 _B |
| 5A _H | Output Compare Control Status Register 2 | OCS2 | R/W | Output Compare 2/3 | 0 0 0 0 _ _ 0 0 _B |
| 5B _H | Output Compare Control Status Register 3 | OCS3 | R/W | | _ _ _ 0 0 0 0 0 _B |
| 5C _H | Input Capture Control Status Register 0/1 | ICS01 | R/W | Input Capture 0/1 | 0 0 0 0 0 0 0 0 _B |
| 5D _H | Input Capture Control Status Register 2/3 | ICS23 | R/W | Input Capture 2/3 | 0 0 0 0 0 0 0 0 _B |
| 5E _H | PWM Control Register 0 | PWC0 | R/W | Stepping Motor Controller 0 | 0 0 0 0 0 _ _ 0 _B |
| 5F _H | Reserved | | | | |
| 60 _H | PWM Control Register 1 | PWC1 | R/W | Stepping Motor Controller 1 | 0 0 0 0 0 _ _ 0 _B |
| 61 _H | Reserved | | | | |
| 62 _H | PWM Control Register 2 | PWC2 | R/W | Stepping Motor Controller 2 | 0 0 0 0 0 _ _ 0 _B |
| 63 _H | Reserved | | | | |
| 64 _H | PWM Control Register 3 | PWC3 | R/W | Stepping Motor Controller 3 | 0 0 0 0 0 _ _ 0 _B |
| 65 _H | Reserved | | | | |
| 66 _H | Timer Data Register (low-order) | TCDT | R/W | 16-bit Free-run Timer | 0 0 0 0 0 0 0 0 _B |
| 67 _H | Timer Data Register (high-order) | TCDT | R/W | | 0 0 0 0 0 0 0 0 _B |
| 68 _H | Timer Control Status Register | TCCS | R/W | | 0 0 0 0 0 0 0 0 _B |
| 69 _H to 6E _H | Reserved | | | | |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------------------------------|-------------------------------|--------------|--------|---|------------------------------|
| B0 _H | Interrupt Control Register 00 | ICR00 | R/W | Interrupt controller | 0 0 0 0 0 1 1 1 _B |
| B1 _H | Interrupt Control Register 01 | ICR01 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B2 _H | Interrupt Control Register 02 | ICR02 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B3 _H | Interrupt Control Register 03 | ICR03 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B4 _H | Interrupt Control Register 04 | ICR04 | R/W | Interrupt controller | 0 0 0 0 0 1 1 1 _B |
| B5 _H | Interrupt Control Register 05 | ICR05 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B6 _H | Interrupt Control Register 06 | ICR06 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B7 _H | Interrupt Control Register 07 | ICR07 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B8 _H | Interrupt Control Register 08 | ICR08 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B9 _H | Interrupt Control Register 09 | ICR09 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BA _H | Interrupt Control Register 10 | ICR10 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BB _H | Interrupt Control Register 11 | ICR11 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BC _H | Interrupt Control Register 12 | ICR12 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BD _H | Interrupt Control Register 13 | ICR13 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BE _H | Interrupt Control Register 14 | ICR14 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BF _H | Interrupt Control Register 15 | ICR15 | R/W | | 0 0 0 0 0 1 1 1 _B |
| C0 _H to FF _H | Reserved | | | | |
| 1900 _H | Reload Register L | PRL0 | R/W | 16-bit Programmable Pulse Generator 0/1 | XXXXXXXX _B |
| 1901 _H | Reload Register H | PRLH0 | R/W | | XXXXXXXX _B |
| 1902 _H | Reload Register L | PRL1 | R/W | | XXXXXXXX _B |
| 1903 _H | Reload Register H | PRLH1 | R/W | | XXXXXXXX _B |
| 1904 _H | Reload Register L | PRL2 | R/W | 16-bit Programmable Pulse Generator 2/3 | XXXXXXXX _B |
| 1905 _H | Reload Register H | PRLH2 | R/W | | XXXXXXXX _B |
| 1906 _H | Reload Register L | PRL3 | R/W | | XXXXXXXX _B |
| 1907 _H | Reload Register H | PRLH3 | R/W | | XXXXXXXX _B |
| 1908 _H | Reload Register L | PRL4 | R/W | 16-bit Programmable Pulse Generator 4/5 | XXXXXXXX _B |
| 1909 _H | Reload Register H | PRLH4 | R/W | | XXXXXXXX _B |
| 190A _H | Reload Register L | PRL5 | R/W | | XXXXXXXX _B |
| 190B _H | Reload Register H | PRLH5 | R/W | | XXXXXXXX _B |
| 190C _H | Reload Register L | PRL6 | R/W | 16-bit Programmable Pulse Generator 6/7 | XXXXXXXX _B |
| 190D _H | Reload Register H | PRLH6 | R/W | | XXXXXXXX _B |
| 190E _H | Reload Register L | PRL7 | R/W | | XXXXXXXX _B |
| 190F _H | Reload Register H | PRLH7 | R/W | | XXXXXXXX _B |

(Continued)

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|--|---|--------------|--------|----------------------------------|-----------------------|
| 192C _H | Output Compare Register 2 (low-order) | OCCP2 | R/W | Output Compare 2/3 | XXXXXXXX _B |
| 192D _H | Output Compare Register 2 (high-order) | OCCP2 | R/W | | XXXXXXXX _B |
| 192E _H | Output Compare Register 3 (low-order) | OCCP3 | R/W | | XXXXXXXX _B |
| 192F _H | Output Compare Register 3 (high-order) | OCCP3 | R/W | | XXXXXXXX _B |
| 1930 _H to 19FF _H | Reserved | | | | |
| 1A00 _H to 1AFF _H | CAN Controller. Refer to section about CAN Controller | | | | |
| 1B00 _H to 1BFF _H | CAN Controller. Refer to section about CAN Controller | | | | |
| 1C00 _H to 1EFF _H | Reserved | | | | |
| 1FF0 _H | Program Address Detection Register 0 (low-order) | PADR0 | R/W | Address Match Detection Function | XXXXXXXX _B |
| 1FF1 _H | Program Address Detection Register 0 (middle-order) | | | | XXXXXXXX _B |
| 1FF2 _H | Program Address Detection Register 0 (high-order) | | | | XXXXXXXX _B |
| 1FF3 _H | Program Address Detection Register 1 (low-order) | PADR1 | R/W | | XXXXXXXX _B |
| 1FF4 _H | Program Address Detection Register 1 (middle-order) | | | | XXXXXXXX _B |
| 1FF5 _H | Program Address Detection Register 1 (high-order) | | | | XXXXXXXX _B |
| 1FF6 _H to 1FFF _H | Reserved | | | | |

■ Description for Read/Write

R/W : Readable/writable

R : Read only

W : Write only

■ Description of initial value

0 : the initial value of this bit is "0".

1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000_H to 00FF_H, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

(Continued)

| Address | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------------------------|--------------|--------|--------------------------------|
| 001B08 _H | IDE register | IDER | R/W | XXXXXXXX XXXXXXXX _B |
| 001B09 _H | | | | |
| 001B0A _H | Transmit RTR register | TRTRR | R/W | 00000000 00000000 _B |
| 001B0B _H | | | | |
| 001B0C _H | Remote frame receive waiting register | RFWTR | R/W | XXXXXXXX XXXXXXXX _B |
| 001B0D _H | | | | |
| 001B0E _H | Transmit interrupt enable register | TIER | R/W | 00000000 00000000 _B |
| 001B0F _H | | | | |
| 001B10 _H | Acceptance mask select register | AMSR | R/W | XXXXXXXX XXXXXXXX _B |
| 001B11 _H | | | | XXXXXXXX XXXXXXXX _B |
| 001B12 _H | | | | |
| 001B13 _H | | | | |
| 001B14 _H | Acceptance mask register 0 | AMR0 | R/W | XXXXXXXX XXXXXXXX _B |
| 001B15 _H | | | | XXXXX--- XXXXXXXX _B |
| 001B16 _H | | | | |
| 001B17 _H | | | | |
| 001B18 _H | Acceptance mask register 1 | AMR1 | R/W | XXXXXXXX XXXXXXXX _B |
| 001B19 _H | | | | XXXXX--- XXXXXXXX _B |
| 001B1A _H | | | | |
| 001B1B _H | | | | |

9.2 List of Message Buffers (ID Registers)

| Address | Register | Abbreviation | Access | Initial Value |
|--|---------------------|--------------|--------|--|
| 001A00 _H to 001A1F _H | General-purpose RAM | -- | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 001A20 _H | ID register 0 | IDR0 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A21 _H | | | | XXXXX--- XXXXXXXX _B |
| 001A22 _H | | | | |
| 001A23 _H | | | | |
| 001A24 _H | ID register 1 | IDR1 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A25 _H | | | | XXXXX--- XXXXXXXX _B |
| 001A26 _H | | | | |
| 001A27 _H | | | | |
| 001A28 _H | ID register 2 | IDR2 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A29 _H | | | | XXXXX--- XXXXXXXX _B |
| 001A2A _H | | | | |
| 001A2B _H | | | | |

| Address | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------|--------------|--------|--------------------------------|
| 001A2C _H | ID register 3 | IDR3 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A2D _H | | | | |
| 001A2E _H | | | | XXXXX--- XXXXXXXX _B |
| 001A2F _H | | | | |
| 001A30 _H | ID register 4 | IDR4 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A31 _H | | | | |
| 001A32 _H | | | | XXXXX--- XXXXXXXX _B |
| 001A33 _H | | | | |
| 001A34 _H | ID register 5 | IDR5 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A35 _H | | | | |
| 001A36 _H | | | | XXXXX--- XXXXXXXX _B |
| 001A37 _H | | | | |
| 001A38 _H | ID register 6 | IDR6 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A39 _H | | | | |
| 001A3A _H | | | | XXXXX--- XXXXXXXX _B |
| 001A3B _H | | | | |
| 001A3C _H | ID register 7 | IDR7 | R/W | XXXXXXXX XXXXXXXX _B |
| 001A3D _H | | | | |
| 001A3E _H | | | | XXXXX--- XXXXXXXX _B |
| 001A3F _H | | | | |

(Continued)

10. Interrupt Source, Interrupt Vector, and Interrupt Control Register

| Interrupt source | EI ² OS clear | Interrupt vector | | Interrupt control register | |
|--------------------------------|--------------------------|------------------|---------------------|----------------------------|---------------------|
| | | Number | Address | Number | Address |
| Reset | N/A | # 08 | FFFFDC _H | — | — |
| INT9 instruction | N/A | # 09 | FFFFD8 _H | — | — |
| Exception | N/A | # 10 | FFFFD4 _H | — | — |
| CAN RX | N/A | # 11 | FFFFD0 _H | ICR00 | 0000B0 _H |
| CAN TX/NS | N/A | # 12 | FFFFCC _H | | |
| External Interrupt (INT0/INT1) | *1 | # 13 | FFFFC8 _H | ICR01 | 0000B1 _H |
| Time Base Timer | N/A | # 14 | FFFFC4 _H | | |
| 16-bit Reload Timer 0 | *1 | # 15 | FFFFC0 _H | ICR02 | 0000B2 _H |
| 8/10-bit A/D Converter | *1 | # 16 | FFFFBC _H | | |
| 16-bit Free-run Timer | N/A | # 17 | FFFFB8 _H | ICR03 | 0000B3 _H |
| External Interrupt (INT2/INT3) | *1 | # 18 | FFFFB4 _H | | |
| Serial I/O | *1 | # 19 | FFFFB0 _H | ICR04 | 0000B4 _H |
| External Interrupt (INT4/INT5) | *1 | # 20 | FFFFAC _H | | |
| Input Capture 0 | *1 | # 21 | FFFFA8 _H | ICR05 | 0000B5 _H |
| 8/16-bit PPG 0/1 | N/A | # 22 | FFFFA4 _H | | |
| Output Compare 0 | *1 | # 23 | FFFFA0 _H | ICR06 | 0000B6 _H |
| 8/16-bit PPG 2/3 | N/A | # 24 | FFFF9C _H | | |
| External Interrupt (INT6/INT7) | *1 | # 25 | FFFF98 _H | ICR07 | 0000B7 _H |
| Input Capture 1 | *1 | # 26 | FFFF94 _H | | |
| 8/16-bit PPG 4/5 | N/A | # 27 | FFFF90 _H | ICR08 | 0000B8 _H |
| Output Compare 1 | *1 | # 28 | FFFF8C _H | | |
| 8/16-bit PPG 6/7 | N/A | # 29 | FFFF88 _H | ICR09 | 0000B9 _H |
| Input Capture 2 | *1 | # 30 | FFFF84 _H | | |
| 8/16-bit PPG 8/9 | N/A | # 31 | FFFF80 _H | ICR10 | 0000BA _H |
| Output Compare 2 | *1 | # 32 | FFFF7C _H | | |
| Input Capture 3 | *1 | # 33 | FFFF78 _H | ICR11 | 0000BB _H |
| 8/16-bit PPG A/B | N/A | # 34 | FFFF74 _H | | |
| Output Compare 3 | *1 | # 35 | FFFF70 _H | ICR12 | 0000BC _H |
| 16-bit Reload Timer 1 | *1 | # 36 | FFFF6C _H | | |
| UART 0 RX | *2 | # 37 | FFFF68 _H | ICR13 | 0000BD _H |
| UART 0 TX | *1 | # 38 | FFFF64 _H | | |
| UART 1 RX | *2 | # 39 | FFFF60 _H | ICR14 | 0000BE _H |
| UART 1 TX | *1 | # 40 | FFFF5C _H | | |
| Flash Memory | N/A | # 41 | FFFF58 _H | ICR15 | 0000BF _H |
| Delayed interrupt | N/A | # 42 | FFFF54 _H | | |

*1: The interrupt request flag is cleared by the EI²OS interrupt clear signal.

*2: The interrupt request flag is cleared by the EI²OS interrupt clear signal. A stop request is available.

N/A: The interrupt request flag is not cleared by the EI²OS interrupt clear signal.

11. Electrical Characteristics

11.1 Absolute Maximum Ratings

($V_{SS} = AV_{SS} = 0.0\text{ V}$)

| Parameter | Symbol | Rating | | Unit | Remarks |
|---------------------------------------|------------------|----------------|----------------|------|--|
| | | Min | Max | | |
| Power supply voltage | V_{CC} | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | |
| | AV_{CC} | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | $V_{CC} = AV_{CC}$ *1 |
| | AVRH, AVRL | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | $AV_{CC} \geq AVRH/L$, $AVRH \geq AVRL$ *1 |
| | DV_{CC} | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | $V_{CC} \geq DV_{CC}$ |
| Input voltage | V_I | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | *2 |
| Output voltage | V_O | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | *2 |
| Maximum Clamp Current | I_{CLAMP} | -2.0 | 2.0 | mA | *6 |
| Maximum Total Clamp Current | $\sum I_{CLAMP}$ | — | 20 | mA | *6 |
| "L" level Max. output current | I_{OL1} | — | 15 | mA | Normal output *3 |
| "L" level Avg. output current | I_{OLAV1} | — | 4 | mA | Normal output, average value *4 |
| "L" level Max. output current | I_{OL2} | — | 40 | mA | High current output *3 |
| "L" level Avg. output current | I_{OLAV2} | — | 30 | mA | High current output, average value *4 |
| "L" level Max. overall output current | $\sum I_{OL1}$ | — | 100 | mA | Total normal output |
| "L" level Max. overall output current | $\sum I_{OL2}$ | — | 330 | mA | Total high current output |
| "L" level Avg. overall output current | $\sum I_{OLAV1}$ | — | 50 | mA | Total normal output, average value *5 |
| "L" level Avg. overall output current | $\sum I_{OLAV2}$ | — | 250 | mA | Total high current output, average value *5 |
| "H" level Max. output current | I_{OH1} | — | -15 | mA | Normal output *3 |
| "H" level Avg. output current | I_{OHAV1} | — | -4 | mA | Normal output, average value *4 |
| "H" level Max. output current | I_{OH2} | — | -40 | mA | High current output *3 |
| "H" level Avg. output current | I_{OHAV2} | — | -30 | mA | High current output, average value *4 |
| "H" level Max. overall output current | $\sum I_{OH1}$ | — | -100 | mA | Total normal output |
| "H" level Max. overall output current | $\sum I_{OH2}$ | — | -330 | mA | Total high current output |
| "H" level Avg. overall output current | $\sum I_{OHAV1}$ | — | -50 | mA | Total normal output, average value *5 |
| "H" level Avg. overall output current | $\sum I_{OHAV2}$ | — | -250 | mA | Total high current output, average value *5 |
| Power consumption | P_D | — | 500 | mW | MB90F598G |
| | | — | 400 | mW | MB90598G |
| Operating temperature | T_A | -40 | +85 | °C | |
| Storage temperature | T_{STG} | -55 | +150 | °C | |

*1: AV_{CC} , AVRH, AVRL and DV_{CC} shall not exceed V_{CC} . AVRH and AVRL shall not exceed AV_{CC} . Also, AVRL shall never exceed AVRH.

*2: V_I and V_O should not exceed $V_{CC} + 0.3\text{V}$. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*3: The maximum output current is a peak value for a corresponding pin.


*4: Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5: Total average current is an average current value observed for a 100 ms period for all corresponding pins.

*6:

- Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95
- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.

■ Example of Oscillation circuit



11.4.2 Reset and Hardware Standby Input

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)


| Parameter | Symbol | Pin name | Value | | Unit | Remarks |
|-----------------------------|------------|-------------------------|--|-----|------|------------------------|
| | | | Min | Max | | |
| Reset input time | t_{RSTL} | $\overline{\text{RST}}$ | $16\ t_{CP}^{*1}$ | — | ns | Under normal operation |
| | | | Oscillation time of oscillator ^{*2} + $16\ t_{CP}^{*1}$ | — | ms | In stop mode |
| Hardware standby input time | t_{HSTL} | $\overline{\text{HST}}$ | $16\ t_{CP}^{*1}$ | — | ns | Under normal operation |
| | | | Oscillation time of oscillator ^{*2} + $16\ t_{CP}^{*1}$ | — | ms | In stop mode |

*1: " t_{CP} " represents one cycle time of the machine clock.


No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

*2: Oscillation time of oscillator is time that the amplitude reached the 90%.

In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.



• Trigger Input Timing



11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

| Parameter | Symbol | Pin name | Condition | Value | | | Unit | Remarks |
|-----------------------|----------------------|-------------------------------------|-----------|-------|-----|-----|------|---------|
| | | | | Min | Typ | Max | | |
| Output Rise/Fall time | t_{R2} t_{F2} | Port P70 to P77, Port P80 to P87 | — | 15 | 40 | 150 | ns | |

• Slew Rate Output Timing



$$V_H = V_{OL2} + 0.1 \times (V_{OH2} - V_{OL2})$$

$$V_L = V_{OL2} + 0.9 \times (V_{OH2} - V_{OL2})$$

11.5 A/D Converter

($V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $3.0 \text{ V} \leq AV_{RH} - AV_{RL}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|-------------------------------|-----------|------------|-----------------------------|-----------------------------|-----------------------------|---------------|---------|
| | | | Min | Typ | Max | | |
| Resolution | — | — | — | | 10 | bit | |
| Conversion error | — | — | — | — | ± 5.0 | LSB | |
| Nonlinearity error | — | — | — | — | ± 2.5 | LSB | |
| Differential linearity error | — | — | — | — | ± 1.9 | LSB | |
| Zero transition voltage | V_{OT} | AN0 to AN7 | $AV_{RL} - 3.5 \text{ LSB}$ | $AV_{RL} + 0.5 \text{ LSB}$ | $AV_{RL} + 4.5 \text{ LSB}$ | V | |
| Full scale transition voltage | V_{FST} | AN0 to AN7 | $AV_{RH} - 6.5 \text{ LSB}$ | $AV_{RH} - 1.5 \text{ LSB}$ | $AV_{RH} + 1.5 \text{ LSB}$ | V | |
| Conversion time | — | — | — | $352t_{CP}$ | — | ns | |
| Sampling time | — | — | — | $64t_{CP}$ | — | ns | |
| Analog port input current | I_{AIN} | AN0 to AN7 | -10 | — | 10 | μA | |
| Analog input voltage range | V_{AIN} | AN0 to AN7 | AV_{RL} | — | AV_{RH} | V | |

| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|-------------------------------|-----------------|------------------|------------|-----|------------------|------|-------------------------|
| | | | Min | Typ | Max | | |
| Reference voltage range | — | AVRH | AVRL + 3.0 | — | AV _{CC} | V | |
| | — | AVRL | 0 | — | AVRH – 3.0 | V | |
| Power supply current | I _A | AV _{CC} | — | 5 | — | mA | |
| | I _{AH} | AV _{CC} | — | — | 5 | μA | * |
| Reference voltage current | I _R | AVRH | — | 400 | 600 | μA | MB90V595G, MB90F598G |
| | | | — | 140 | 600 | μA | MB90598G |
| | I _{RH} | AVRH | — | — | 5 | μA | * |
| Offset between input channels | — | AN0 to AN7 | — | — | 4 | LSB | |

* : When not operating A/D converter, this is the current ($V_{CC} = AV_{CC} = AVRH = 5.0$ V) when the CPU is stopped.


11.6 A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{AVRH - AVRL}{1024} \text{ [V]}$$

$$V_{OT} (\text{Theoretical value}) = AVRL + 0.5 \text{ LSB [V]}$$

$$V_{FST} (\text{Theoretical value}) = AVRH - 1.5 \text{ LSB [V]}$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

V_{NT} : Voltage at a transition of digital output from (N - 1) to N

(Continued)



11.8 Flash memory

■ Erase and programming performance



| Parameter | Condition | Value | | | Unit | Remarks | |
|--------------------------------|--|-------|-----|------|-------|-----------|--|
| | | Min | Typ | Max | | | |
| Sector erase time | $T_A = +25\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V}$ | — | 1 | 15 | s | MB90F598G | Excludes 00H programming prior erasure |
| Chip erase time | | — | 5 | — | s | MB90F598G | Excludes 00H programming prior |
| Word (16-bit) programming time | | — | 16 | 3600 | μs | MB90F598G | Excludes system-level overhead |
| Erase/Program cycle | — | 10000 | — | — | cycle | | |

12. Example Characteristics


■ H⁺ Level Output Voltage



■ L⁺ Level Input Voltage



■ H⁺ Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



15. Major Changes

Spanion Publication Number: DS07-13705-7E

| Section | Change Results |
|--|--|
| — | Deleted the old products, MB90598, MB90F598, and MB90V595. |
| — | Changed the series name: MB90595/595G series ? MB90595G series |
| — | Changed the following erroneous name. I/O timer → 16-bit Free-run Timer |
| PRODUCT LINEUP | One of Standby mode name is changed. Clock mode → Watch mode |
| I/O CIRCUIT TYPE | Changed Pull-down resistor value of circuit type H. |
| ELECTRICAL CHARACTERISTICS AC Characteristics | Add the “External clock input” and “Flash Read cycle time” in (1) Clock Timing |
| | Figure in (2) Reset and Hardware Standby Input RST/HST input level of “In Stop Mode” is changed. 0.6 V _{CC} 0.2 V _{CC} |
| ELECTRICAL CHARACTERISTICS 5. A/D Converter | Changed the items of “Zero transition voltage” and “Full scale transition voltage”. |

NOTE: Please see “Document History” about later revised information.

Document History

| Document Title: MB90598G/F598G/V595G F ² MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller Document Number: 002-07700 | | | | |
|---|---------|-----------------|-----------------|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | — | AKIH | 09/26/2008 | Migrated to Cypress and assigned document number 002-07700. No change to document contents or format. |
| *A | 5537128 | AKIH | 11/30/2016 | Updated to Cypress template |