



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-151-jne1





## Contents

Pin Assignment	6
Pin Description	
1 III Description	_
I/O Circuit Type	ಶ
Handling Devices1	1
Block Diagram1	4
Memory Space1	
I/O Map10	6
Can Controller2	
List of Control Registers2	3
List of Message Buffers (ID Registers)2	
List of Message Buffers (DLC Registers and	
Data Registers) 2	7
Interrupt Source, Interrupt Vector, and Interrupt	
Control Register2	9

Electrical Characteristics	31
Absolute Maximum Ratings	31
Recommended Conditions	33
DC Characteristics	33
AC Characteristics	35
A/D Converter	42
A/D Converter Glossary	44
Notes on Using A/D Converter	45
Flash memory	46
Example Characteristics	47
Ordering Information	49
Package Dimensions	49
Major Changes	



## 3. Pin Description

Pin no.	Pin name	Circuit type	Function				
82	X0						
83	X1	А	Oscillator pin				
77	RST	В	Reset input				
52	HST	С	Hardware standby input				
05 to 00	P00 to P03	0	General purpose IO				
85 to 88	IN0 to IN3	G	Inputs for the Input Captures				
89 to 92	P04 to P07	0	General purpose IO				
89 10 92	OUT0 to OUT3	G	Outputs for the Output Compares.				
00 to 00	P10 to P15	5	General purpose IO				
93 to 98	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators				
00	P16	5	General purpose IO				
99	TIN1	D	TIN input for the 16-bit Reload Timer 1				
400	P17	5	General purpose IO				
100	TOT1	D	TOT output for the 16-bit Reload Timer 1				
1 to 8	P20 to P27	G	General purpose IO				
9 to 10	P30 to P31	G	General purpose IO				
12 to 16	P32 to P36	G	General purpose IO				
17	P37	D	General purpose IO				
40	P40	0	General purpose IO				
18	SOT0	G	SOT output for UART 0				
40	P41	0	General purpose IO				
19	SCK0	G	SCK input/output for UART 0				
200	P42	0	General purpose IO				
20	SIN0	G	SIN input for UART 0				
04	P43	0	General purpose IO				
21	SIN1	G	SIN input for UART 1				
00	P44	0	General purpose IO				
22	SCK1	G	SCK input/output for UART 1				
24	P45		General purpose IO				
24	SOT1	G	SOT output for UART 1				
O.F.	P46		General purpose IO				
25	SOT2	G	SOT output for the Serial IO				
26	P47		General purpose IO				
26	SCK2		SCK input/output for the Serial IO				



Circuit Type	Circuit	Remarks
D	V <sub>cc</sub> P-ch N-ch N-ch	■ CMOS output ■ CMOS Hysteresis input
E	P-ch N-ch Analog input HYS	<ul> <li>■ CMOS output</li> <li>■ CMOS Hysteresis input</li> <li>■ Analog input</li> </ul>

Document Number: 002-07700 Rev. \*A



#### (5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

#### (6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

#### (7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### (8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

#### (9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.


#### (10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50 \mu s$  or more (0.2 V to 2.7 V).

### (11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance. Pay attention to the port output timing shown as follows.






## 7. Memory Space

The memory space of the MB90595G Series is shown below

Figure 1. Memory space map



Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFFH.

Document Number: 002-07700 Rev. \*A



# 8. I/O Map

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	ed		•
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0в
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0в
14н	Port 4 Direction Register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0в
15н	Port 5 Direction Register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0в
16н	Port 6 Direction Register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0в
17н	Port 7 Direction Register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0в
18н	Port 8 Direction Register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0в
19н	Port 9 Direction Register	DDR9	R/W	Port 9	000000
1Ан		Reserv	ed		
1Вн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	11111111
1Сн to 1Fн		Reserv	ed		
20н	Serial Mode Control Register 0	UMC0	R/W		0 0 0 0 0 1 0 0в
21н	Serial status Register 0	USR0	R/W	UART0	0 0 0 1 0 0 0 0в
22н	Serial Input/Output Data Register 0	UIDR0/UODR0	R/W	UARTO	XXXXXXXXB
23н	Rate and Data Register 0	URD0	R/W		0 0 0 0 0 0 0 X <sub>B</sub>
24н	Serial Mode Register 1	SMR1	R/W		0 0 0 0 0 0 0 0в
25н	Serial Control Register 1	SCR1	R/W		0 0 0 0 0 1 0 0в
26н	Serial Input/Output Data Register 1	SIDR1/SODR1	R/W	UART1	XXXXXXXXB
27н	Serial Status Register 1	SSR1	R/W		0 0 0 0 1 _ 0 Ов
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в



Address	Register	Abbreviation	Access	Peripheral	Initial value
1910н	Reload Register L	PRLL8	R/W		XXXXXXX
1911н	Reload Register H	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXXB
1912н	Reload Register L	PRLL9	R/W	Generator 8/9	XXXXXXXXB
1913н	Reload Register H	PRLH9	R/W		XXXXXXXXB
1914н	Reload Register L	PRLLA	R/W	16-bit Programmable Pulse	XXXXXXXXB
1915н	Reload Register H	PRLHA	R/W	Generator A/B	XXXXXXXXB
1916н	Reload Register L	PRLLB	R/W	16-bit Programmable Pulse	XXXXXXXXB
1917н	Reload Register H	PRLHB	R/W	Generator A/B	XXXXXXXXB
1918н to 191Fн		Re	served		
1920н	Input Capture Register 0 (low-order)	IPCP0	R		XXXXXXX
1921н	Input Capture Register 0 (high-order)	IPCP0	R		XXXXXXXX
1922н	Input Capture Register 1 (low-order)	IPCP1	R	Input Capture 0/1	XXXXXXX
1923н	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXXXB
1924н	Input Capture Register 2 (low-order)	IPCP2	R		XXXXXXXX
1925н	Input Capture Register 2 (high-order)	IPCP2	R	January Continue 2/2	XXXXXXX
1926н	Input Capture Register 3 (low-order)	IPCP3	R	Input Capture 2/3	XXXXXXXXB
1927н	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXXXB
1928н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXXB
1929н	Output Compare Register 0 (high-order)	OCCP0	R/W	Output Compare 0/1	XXXXXXXXB
192Ан	Output Compare Register 1 (low-order)	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB
192Вн	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXXB



Address	Register	Abbreviation	Access	Peripheral	Initial value		
192Сн	Output Compare Register 2 (low-order)	OCCP2	R/W		XXXXXXXX		
192Dн	Output Compare Register 2 (high-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXX		
192Ен	Output Compare Register 3 (low-order)	OCCP3	R/W	XXXXXX			
192Fн	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX		
1930н to 19FFн		Re	served				
1A00н to 1AFFн	CAN	Controller. Refer to	section abou	ut CAN Controller			
1В00н to 1ВFFн	CAN	CAN Controller. Refer to section about CAN Controller					
1С00н to 1EFFн		Re	served				
1FF0н	Program Address Detection Register 0 (low-order)						
1FF1н	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXXXB		
1FF2н	Program Address Detection Register 0 (high-order)			Address Match	XXXXXXXX		
1FF3н	Program Address Detection Register 1 (low-order)			Detection Function	XXXXXXXX		
1FF4н	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX		
1FF5н	Program Address Detection Register 1 (high-order)				XXXXXXXXB		
1FF6н to 1FFFн		Re	served				

■ Description for Read/Write R/W : Readable/writable

R : Read only W : Write only

■ Description of initial value

0 : the initial value of this bit is "0".
1 : the initial value of this bit is "1".

X: the initial value of this bit is undefined.

\_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000<sub>H</sub> to 00FF<sub>H</sub>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.



Address	Register	Abbreviation	Access	Initial Value
001А2Сн				XXXXXXX XXXXXXXB
001А2Dн	ID register 3	IDR3 F	R/W	**************************************
001А2Ен	To register 3		17/77	XXXXX XXXXXXXX <sub>B</sub>
001А2Гн				XXXX XXXXXXXB
001А30н				XXXXXXX XXXXXXXB
001А31н	ID register 4	IDR4	R/W	AAAAAAA AAAAAAAA
001А32н	ID register 4	IDI(4	17/77	XXXXX XXXXXXXX <sub>B</sub>
001А33н				VVVV VVVVVVV
001А34н			R/W	XXXXXXX XXXXXXXB
001А35н	ID register 5	IDR5		AAAAAAA AAAAAAAA
001А36н	To register 5	IDIO	17/77	XXXXX XXXXXXXX <sub>B</sub>
001А37н				XXXX XXXXXXX
001А38н				XXXXXXX XXXXXXXB
001А39н	ID register 6	IDR6	R/W	AAAAAAA AAAAAAAA
001А3Ан	To register 0	IDIXO	17/77	XXXXX XXXXXXXX <sub>B</sub>
001А3Вн				VVVVV VVVVVVV
001А3Сн				XXXXXXX XXXXXXXB
001А3Дн	ID register 7 IDR7 R/		R/W	7777777
001А3Ен	In register /	IDK/	IX/ VV	XXXXX XXXXXXXXB
001А3Гн				VVVV VVVVVVB



Address	Register	Abbreviation	Access	Initial Value
001А40н				VVVVVV VVVVVV
001А41н	ID register 8	IDR8	R/W	XXXXXXXX XXXXXXXB
001А42н	Tegister o	IDRo	I K/VV	XXXXX XXXXXXXXB
001А43н				**************************************
001А44н				XXXXXXX XXXXXXX
001А45н	ID register 9	IDR9	R/W	7/////// 7////////////////////////////
001А46н	Togotor o	IBIKO	17,77	XXXXX XXXXXXXXB
001А47н				70000
001А48н				XXXXXXX XXXXXXX
001А49н	ID register 10	IDR10	R/W	700000000000000000000000000000000000000
001А4Ан			1011	XXXXX XXXXXXXXB
001А4Вн				
001А4Сн			R/W	XXXXXXXX XXXXXXXX
001A4Dн	ID register 11	IDR11		
001А4Ен				XXXXX XXXXXXXXB
001А4Гн				
001А50н			R/W	XXXXXXXX XXXXXXXX
001А51н	ID register 12	IDR12		
001А52н				XXXXX XXXXXXXXB
001А53н				
001А54н				XXXXXXX XXXXXXXX
001А55н	ID register 13	IDR13	R/W	
001А56н 001А57н				XXXXX XXXXXXXXB
001А57н				
001А56н				XXXXXXX XXXXXXXB
001А5Ан	ID register 14	IDR14	R/W	
001A5Aн				XXXXX XXXXXXXXB
001/\text{1/CBH}				
001A5Dн				XXXXXXXX XXXXXXXB
001А5Ен	ID register 15	IDR15	R/W	
001A5Fн				XXXXX XXXXXXXXB



Address	Register	Abbreviation	Access	Initial Value	
001А60н	DLC register 0	DI CDO	DAM	VVV-	
001А61н	- DLC register 0	DLCR0	R/W	XXXX <sub>B</sub>	
001А62н	DLC register 1	DLCR1	R/W	XXXX <sub>B</sub>	
001А63н	- DEC register 1	DLCKT	R/VV	<b>\</b> \\\\	
001А64н	DLC register 2	DLCR2	R/W	ХХХХв	
001А65н	DEG Tegister 2	DEGINZ	1077	70000	
001А66н	- DLC register 3	DLCR3	R/W	XXXX <sub>B</sub>	
001А67н	DEC register o	BEONO	1077	70000	
001А68н	- DLC register 4	DLCR4	R/W	XXXX <sub>B</sub>	
001А69н	220 Tog.ioto. 1	5251(1	1011	7000	
001А6Ан	- DLC register 5	DLCR5	R/W	XXXX <sub>B</sub>	
001А6Вн	220 reg.etc. 0	320.10			
001А6Сн	- DLC register 6	DLCR6	R/W	XXXX <sub>B</sub>	
001А6Dн	220 reg.etc. 0	320.10			
001А6Ен	- DLC register 7	DLCR7	R/W	XXXX <sub>B</sub>	
001А6Fн			.,,,,		
001А70н	DLC register 8	DLCR8	R/W	XXXX	
001А71н	ŭ				
001А72н	DLC register 9	DLCR9	R/W	XXXX <sub>B</sub>	
001А73н					
001А74н	DLC register 10	DLCR10	R/W	XXXX <sub>B</sub>	
001А75н	-				
001А76н	DLC register 11	DLCR11	R/W	XXXX <sub>B</sub>	
001А77н					
001А78н	DLC register 12	DLCR12	R/W	XXXX <sub>B</sub>	
001А79н					
001А7Ан	DLC register 13	DLCR13	R/W	XXXX <sub>B</sub>	
001A7Вн					
001A7CH	DLC register 14	DLCR14	R/W	XXXX <sub>B</sub>	
001A7DH					
001A7Eн	DLC register 15	DLCR15	R/W	XXXX <sub>B</sub>	
001A7Fн 001A80н					
to	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXX <sub>B</sub> to	
001А87н				XXXXXXXXB	




#### Notes:

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
- At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.

Document Number: 002-07700 Rev. \*A Page 30 of 51



- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :




Note: : Average output current = operating current × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07700 Rev. \*A Page 32 of 51



## ■ Example of Oscillation circuit






Parameter	Symbol Pin name	Condition	Value		Unit	Remarks	
Farameter	Symbol	Pili lialile	Condition	Min	Max	Oilit	Remarks
Serial clock "H" pulse width	tshsl	SCK0 to SCK2	_	4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0 to SCK2		4 tcp	_	ns	
$SCK \downarrow \; \Rightarrow SOT \; delay \; time$	tsLov	SCK0 to SCK2, SOT0 to SOT2	External clock operation output pins are C <sub>L</sub> = 80		150	ns	
Valid SIN ⇒ SCK ↑	tıvsн	SCK0 to SCK2, SIN0 to SIN2	pF + 1 TTL.	60	_	ns	
SCK↑ ⇒ Valid SIN hold time	<b>t</b> shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

### Notes:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is load capacity value of pins when testing.
- tcp (external operation clock cycle time) : see Clock timing.





Parameter	Sym- bol	Pin name	Value				Remarks
Parameter			Min	Тур	Max	Unit	Remarks
Poforonco voltago rango	_	AVRH	AVRL + 3.0	_	AVcc	V	
Reference voltage range	_	AVRL	0	_	AVRH - 3.0	V	
Power supply current	lΑ	AVcc	_	5	_	mA	
Fower supply current	Іан	AVcc	_	_	5	μΑ	*
	lR	AVRH	_	400	600	μΑ	MB90V595G, MB90F598G
Reference voltage current			_	140	600	μΑ	MB90598G
	Iгн	AVRH			5	μΑ	*
Offset between input channels	_	AN0 to AN7	_	_	4	LSB	

<sup>\*:</sup> When not operating A/D converter, this is the current (Vcc = AVcc = AVRH = 5.0 V) when the CPU is stopped.




### 11.6 A/D Converter Glossary


Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.








#### 11.7 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,:

- Output impedance values of the external circuit of 15 k $\Omega$  or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor. When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @machine clock of 16 MHz).



#### ■ Error

The smaller the | AVRH - AVRL |, the greater the error would become relatively.



## 11.8 Flash memory

■ Erase and programming performance

Parameter	Condition	Value			Unit	Remarks		
		Min	Тур	Max	Onit	Remarks		
Sector erase time		_	1	15	s	MB90F598G	Excludes 00H programming prior erasure	
Chip erase time	$T_A = +25$ °C, $V_{CC} = 5.0 \text{ V}$	_	5	_	S	MB90F598G	Excludes 00H programming prior	
Word (16-bit) programming time		_	16	3600	μs	MB90F598G	Excludes system-level overhead	
Erase/Program cycle	_	10000	-	_	cycle			



## 15. Major Changes

**Spansion Publication Number: DS07-13705-7E** 

Section	Change Results
_	Deleted the old products, MB90598, MB90F598, and MB90V595.
_	Changed the series name; MB90595/595G series ? MB90595G series
_	Changed the following erroneous name. I/O timer → 16-bit Free-run Timer
PRODUCT LINEUP	One of Standby mode name is changed. Clock mode → Watch mode
I/O CIRCUIT TYPE	Changed Pull-down resistor value of circuit type H.
ELECTRICAL CHARACTERISTICS AC Characteristics	Add the "External clock input" and "Flash Read cycle time" in (1) Clock Timing
	Figure in (2) Reset and Hardware Standby Input RST/HST input level of "In Stop Mode" is changed. 0.6 Vcc 0.2 Vcc
ELECTRICAL CHARACTERISTICS 5. A/D Converter	Changed the items of "Zero transition voltage" and "Full scale transition voltage".

NOTE: Please see "Document History" about later revised information.

# **Document History**

Document Title: MB90598G/F598G/V595G F <sup>2</sup> MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller Document Number: 002-07700						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	_	AKIH	09/26/2008	Migrated to Cypress and assigned document number 002-07700. No change to document contents or format.		
*A	5537128	AKIH	11/30/2016	Updated to Cypress template		

Document Number: 002-07700 Rev. \*A Page 50 of 51