



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-151">https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-151</a>



## Contents

<b>Product Lineup</b> .....	<b>3</b>
<b>Pin Assignment</b> .....	<b>5</b>
<b>Pin Description</b> .....	<b>6</b>
<b>I/O Circuit Type</b> .....	<b>8</b>
<b>Handling Devices</b> .....	<b>11</b>
<b>Block Diagram</b> .....	<b>14</b>
<b>Memory Space</b> .....	<b>15</b>
<b>I/O Map</b> .....	<b>16</b>
<b>Can Controller</b> .....	<b>23</b>
List of Control Registers .....	23
List of Message Buffers (ID Registers) .....	24
List of Message Buffers (DLC Registers and Data Registers) .....	27
<b>Interrupt Source, Interrupt Vector, and Interrupt Control Register</b> .....	<b>29</b>
<b>Electrical Characteristics</b> .....	<b>31</b>
Absolute Maximum Ratings .....	31
Recommended Conditions .....	33
DC Characteristics .....	33
AC Characteristics .....	35
A/D Converter .....	42
A/D Converter Glossary .....	44
Notes on Using A/D Converter .....	45
Flash memory .....	46
<b>Example Characteristics</b> .....	<b>47</b>
<b>Ordering Information</b> .....	<b>49</b>
<b>Package Dimensions</b> .....	<b>49</b>
<b>Major Changes</b> .....	<b>50</b>


## 2. Pin Assignment



(FPT-100P-M06)

Circuit Type	Circuit	Remarks
D		<ul style="list-style-type: none"> <li>■ CMOS output</li> <li>■ CMOS Hysteresis input</li> </ul>
E		<ul style="list-style-type: none"> <li>■ CMOS output</li> <li>■ CMOS Hysteresis input</li> <li>■ Analog input</li> </ul>

*(Continued)*



#### (12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

#### (13) Directions of “DIV A, Ri” and “DIVW A, RWi” instructions

In the signed multiplication and division instructions (“DIV A, Ri” and “DIVW A, RWi”), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in “00H”.

If the values of the corresponding bank register (DTB, ADB, USB, SSB) are set to other than “00H”, the remainder by the execution result of the instruction is not stored in the register of the instruction operand.


#### (14) Using REALOS

The use of EI<sup>2</sup>OS is not possible with the REALOS real time operating system.

#### (15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.


## 6. Block Diagram



## 7. Memory Space

The memory space of the MB90595G Series is shown below

**Figure 1. Memory space map**



Note: : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000<sub>H</sub> , the contents of the ROM at FFC000<sub>H</sub> are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000<sub>H</sub> to FFFFFF<sub>H</sub> looks, therefore, as if it were the image for 004000<sub>H</sub> to 00FFFF<sub>H</sub>. Thus, it is recommended that the ROM data table be stored in the area of FF4000<sub>H</sub> to FFFFFF<sub>H</sub>.

<b>Address</b>	<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Peripheral</b>	<b>Initial value</b>
4C <sub>H</sub>	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit Programmable Pulse Generator A/B	0_000_0_1 <sub>B</sub>
4D <sub>H</sub>	PPGB Operation Mode Control Register	PPGCB	R/W		0_000_0_0_1 <sub>B</sub>
4E <sub>H</sub>	PPGA, B Output Pin Control Register	PPGAB	R/W		0_000_0_0_0_0 <sub>B</sub>
4F <sub>H</sub>	Reserved				
50 <sub>H</sub>	Timer Control Status Register 0	TMCSR0	R/W	16-bit Reload Timer 0	0_000_0_0_0_0 <sub>B</sub>
51 <sub>H</sub>	Timer Control Status Register 0	TMCSR0	R/W		_ _ _ _ 0_0_0 <sub>B</sub>
52 <sub>H</sub>	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXX <sub>B</sub>
53 <sub>H</sub>	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXX <sub>B</sub>
54 <sub>H</sub>	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	0_000_0_0_0_0 <sub>B</sub>
55 <sub>H</sub>	Timer Control Status Register 1	TMCSR1	R/W		_ _ _ _ 0_0_0 <sub>B</sub>
56 <sub>H</sub>	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXX <sub>B</sub>
57 <sub>H</sub>	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXX <sub>B</sub>
58 <sub>H</sub>	Output Compare Control Status Register 0	OCS0	R/W	Output Compare 0/1	0_000_0_0_0 <sub>B</sub>
59 <sub>H</sub>	Output Compare Control Status Register 1	OCS1	R/W		_ _ _ 0_0_0_0 <sub>B</sub>
5A <sub>H</sub>	Output Compare Control Status Register 2	OCS2	R/W	Output Compare 2/3	0_000_0_0_0 <sub>B</sub>
5B <sub>H</sub>	Output Compare Control Status Register 3	OCS3	R/W		_ _ _ 0_0_0_0 <sub>B</sub>
5C <sub>H</sub>	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0_000_0_0_0 <sub>B</sub>
5D <sub>H</sub>	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	0_000_0_0_0 <sub>B</sub>
5E <sub>H</sub>	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0_000_0_0_0 <sub>B</sub>
5F <sub>H</sub>	Reserved				
60 <sub>H</sub>	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0_000_0_0_0 <sub>B</sub>
61 <sub>H</sub>	Reserved				
62 <sub>H</sub>	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0_000_0_0_0 <sub>B</sub>
63 <sub>H</sub>	Reserved				
64 <sub>H</sub>	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0_000_0_0_0 <sub>B</sub>
65 <sub>H</sub>	Reserved				
66 <sub>H</sub>	Timer Data Register (low-order)	TCDT	R/W	16-bit Free-run Timer	0_000_0_0_0_0 <sub>B</sub>
67 <sub>H</sub>	Timer Data Register (high-order)	TCDT	R/W		0_000_0_0_0_0 <sub>B</sub>
68 <sub>H</sub>	Timer Control Status Register	TCCS	R/W		0_000_0_0_0_0 <sub>B</sub>
69 <sub>H</sub> to 6E <sub>H</sub>	Reserved				

*(Continued)*

<b>Address</b>	<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Peripheral</b>	<b>Initial value</b>	
6F <sub>H</sub>	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	_ _ _ _ _ 1 <sub>B</sub>	
70 <sub>H</sub>	PWM1 Compare Register 0	PWC10	R/W	Stepping Motor Controller 0	XXXXXXXX <sub>B</sub>	
71 <sub>H</sub>	PWM2 Compare Register 0	PWC20	R/W		XXXXXXXX <sub>B</sub>	
72 <sub>H</sub>	PWM1 Select Register 0	PWS10	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>	
73 <sub>H</sub>	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 0 <sub>B</sub>	
74 <sub>H</sub>	PWM1 Compare Register 1	PWC11	R/W	Stepping Motor Controller 1	XXXXXXXX <sub>B</sub>	
75 <sub>H</sub>	PWM2 Compare Register 1	PWC21	R/W		XXXXXXXX <sub>B</sub>	
76 <sub>H</sub>	PWM1 Select Register 1	PWS11	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>	
77 <sub>H</sub>	PWM2 Select Register 1	PWS21	R/W		_ 0 0 0 0 0 0 0 <sub>B</sub>	
78 <sub>H</sub>	PWM1 Compare Register 2	PWC12	R/W	Stepping Motor Controller 2	XXXXXXXX <sub>B</sub>	
79 <sub>H</sub>	PWM2 Compare Register 2	PWC22	R/W		XXXXXXXX <sub>B</sub>	
7A <sub>H</sub>	PWM1 Select Register 2	PWS12	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>	
7B <sub>H</sub>	PWM2 Select Register 2	PWS22	R/W		_ 0 0 0 0 0 0 0 <sub>B</sub>	
7C <sub>H</sub>	PWM1 Compare Register 3	PWC13	R/W	Stepping Motor Controller 3	XXXXXXXX <sub>B</sub>	
7D <sub>H</sub>	PWM2 Compare Register 3	PWC23	R/W		XXXXXXXX <sub>B</sub>	
7E <sub>H</sub>	PWM1 Select Register 3	PWS13	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>	
7F <sub>H</sub>	PWM2 Select Register 3	PWS23	R/W		_ 0 0 0 0 0 0 0 <sub>B</sub>	
80 <sub>H</sub> to 8F <sub>H</sub>	CAN Controller. Refer to section about CAN Controller					
90 <sub>H</sub> to 9D <sub>H</sub>	Reserved					
9E <sub>H</sub>	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 <sub>B</sub>	
9F <sub>H</sub>	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	_ _ _ _ _ 0 <sub>B</sub>	
A0 <sub>H</sub>	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 <sub>B</sub>	
A1 <sub>H</sub>	Clock Selection Register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0 <sub>B</sub>	
A2 <sub>H</sub> to A7 <sub>H</sub>	Reserved					
A8 <sub>H</sub>	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>	
A9 <sub>H</sub>	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	1 _ _ 0 0 1 0 0 <sub>B</sub>	
AA <sub>H</sub> to AD <sub>H</sub>	Reserved					
AE <sub>H</sub>	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>	
AF <sub>H</sub>	Reserved					

*(Continued)*

*(Continued)*

<b>Address</b>	<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Peripheral</b>	<b>Initial value</b>	
192C <sub>H</sub>	Output Compare Register 2 (low-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>	
192D <sub>H</sub>	Output Compare Register 2 (high-order)	OCCP2	R/W		XXXXXXXX <sub>B</sub>	
192E <sub>H</sub>	Output Compare Register 3 (low-order)	OCCP3	R/W		XXXXXXXX <sub>B</sub>	
192F <sub>H</sub>	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX <sub>B</sub>	
1930 <sub>H</sub> to 19FF <sub>H</sub>	Reserved					
1A00 <sub>H</sub> to 1AFF <sub>H</sub>	CAN Controller. Refer to section about CAN Controller					
1B00 <sub>H</sub> to 1BFF <sub>H</sub>	CAN Controller. Refer to section about CAN Controller					
1C00 <sub>H</sub> to 1EFF <sub>H</sub>	Reserved					
1FF0 <sub>H</sub>	Program Address Detection Register 0 (low-order)	PADR0	R/W	Address Match Detection Function	XXXXXXXX <sub>B</sub>	
1FF1 <sub>H</sub>	Program Address Detection Register 0 (middle-order)				XXXXXXXX <sub>B</sub>	
1FF2 <sub>H</sub>	Program Address Detection Register 0 (high-order)				XXXXXXXX <sub>B</sub>	
1FF3 <sub>H</sub>	Program Address Detection Register 1 (low-order)	PADR1	R/W	Address Match Detection Function	XXXXXXXX <sub>B</sub>	
1FF4 <sub>H</sub>	Program Address Detection Register 1 (middle-order)				XXXXXXXX <sub>B</sub>	
1FF5 <sub>H</sub>	Program Address Detection Register 1 (high-order)				XXXXXXXX <sub>B</sub>	
1FF6 <sub>H</sub> to 1FFF <sub>H</sub>	Reserved					

**■ Description for Read/Write**

R/W : Readable/writable

R : Read only

W : Write only

**■ Description of initial value**

0 : the initial value of this bit is "0".

1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

\_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000<sub>H</sub> to 00FF<sub>H</sub>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

## 9. Can Controller

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

### 9.1 List of Control Registers

Address	Register	Abbreviation	Access	Initial Value
000080 <sub>H</sub>	Message buffer valid register	BVALR	R/W	00000000 00000000 <sub>B</sub>
000081 <sub>H</sub>				
000082 <sub>H</sub>	Transmit request register	TREQR	R/W	00000000 00000000 <sub>B</sub>
000083 <sub>H</sub>				
000084 <sub>H</sub>	Transmit cancel register	TCANR	W	00000000 00000000 <sub>B</sub>
000085 <sub>H</sub>				
000086 <sub>H</sub>	Transmit complete register	TCR	R/W	00000000 00000000 <sub>B</sub>
000087 <sub>H</sub>				
000088 <sub>H</sub>	Receive complete register	RCR	R/W	00000000 00000000 <sub>B</sub>
000089 <sub>H</sub>				
00008A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	00000000 00000000 <sub>B</sub>
00008B <sub>H</sub>				
00008C <sub>H</sub>	Receive overrun register	ROVRR	R/W	00000000 00000000 <sub>B</sub>
00008D <sub>H</sub>				
00008E <sub>H</sub>	Receive interrupt enable register	RIER	R/W	00000000 00000000 <sub>B</sub>
00008F <sub>H</sub>				
001B00 <sub>H</sub>	Control status register	CSR	R/W, R	00---000 0----0-1 <sub>B</sub>
001B01 <sub>H</sub>				
001B02 <sub>H</sub>	Last event indicator register	LEIR	R/W	----- 000-0000 <sub>B</sub>
001B03 <sub>H</sub>				
001B04 <sub>H</sub>	Receive/transmit error counter	RTEC	R	00000000 00000000 <sub>B</sub>
001B05 <sub>H</sub>				
001B06 <sub>H</sub>	Bit timing register	BTR	R/W	-1111111 11111111 <sub>B</sub>
001B07 <sub>H</sub>				

(Continued)

<b>Address</b>	<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Initial Value</b>
001A2Ch	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A2Dh				XXXXX--- XXXXXXXX <sub>B</sub>
001A2Eh				
001A2Fh				
001A30h	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A31h				XXXXX--- XXXXXXXX <sub>B</sub>
001A32h				
001A33h				
001A34h	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A35h				XXXXX--- XXXXXXXX <sub>B</sub>
001A36h				
001A37h				
001A38h	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A39h				XXXXX--- XXXXXXXX <sub>B</sub>
001A3Ah				
001A3Bh				
001A3Ch	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A3Dh				XXXXX--- XXXXXXXX <sub>B</sub>
001A3Eh				
001A3Fh				

*(Continued)*

## 11.2 Recommended Conditions

( $V_{ss} = AV_{ss} = 0.0 \text{ V}$ )


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	$V_{cc}$ $AV_{cc}$	4.5	5.0	5.5	V	Under normal operation
		3.0	—	5.5	V	Maintains RAM data in stop mode
Smooth capacitor	$C_s$	0.022	0.1	1.0	$\mu\text{F}$	*
Operating temperature	$T_A$	-40	—	+85	$^{\circ}\text{C}$	

- \*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the  $V_{cc}$  pin must have a capacitance value higher than  $C_s$ .

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.  
Operation outside these ranges may adversely affect reliability and could result in device failure.

### • C Pin Connection Diagram



## 11.3 DC Characteristics

( $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+85 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage	$V_{ihS}$	CMOS hysteresis input pin	—	0.8 $V_{cc}$	—	$V_{cc} + 0.3$	V	
	$V_{ihM}$	MD input pin	—	$V_{cc} - 0.3$	—	$V_{cc} + 0.3$	V	
Input L voltage	$V_{ilS}$	CMOS hysteresis input pin	—	$V_{ss} - 0.3$	—	0.2 $V_{cc}$	V	
	$V_{ilM}$	MD input pin	—	$V_{ss} - 0.3$	—	$V_{ss} + 0.3$	V	
Output H voltage	$V_{oh1}$	Output pins except P70 to P87	$V_{cc} = 4.5 \text{ V}$ , $I_{oh1} = -4.0 \text{ mA}$	$V_{cc} - 0.5$	—	—	V	
	$V_{oh2}$	P70 to P87	$V_{cc} = 4.5 \text{ V}$ , $I_{oh2} = -30.0 \text{ mA}$	$V_{cc} - 0.5$	—	—	V	
Output L voltage	$V_{ol1}$	Output pins except P70 to P87	$V_{cc} = 4.5 \text{ V}$ , $I_{ol1} = 4.0 \text{ mA}$	—	—	0.4	V	
	$V_{ol2}$	P70 to P87	$V_{cc} = 4.5 \text{ V}$ , $I_{ol2} = 30.0 \text{ mA}$	—	—	0.5	V	

*(Continued)*
 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input capacity	$C_{IN}$	Other than C, AV <sub>CC</sub> , AV <sub>SS</sub> , AVR <sub>H</sub> , AVR <sub>L</sub> , V <sub>CC</sub> , V <sub>SS</sub> , DV <sub>CC</sub> , DV <sub>SS</sub> , P70 to P87	—	—	5	15	pF	
		P70 to P87	—	—	15	30	pF	
Pull-up resistance	$R_{UP}$	RST	—	25	50	100	kΩ	
Pull-down resistance	$R_{DOWN}$	MD2	—	25	50	100	kΩ	

\* : The power supply current testing conditions are when using the external clock.

## 11.4 AC Characteristics


### 11.4.1 Clock Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C})$ 


Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Oscillation frequency	$f_C$	X0, X1	3	—	5	MHz	When using oscillation circuit
Oscillation cycle time	t <sub>CY</sub> L	X0, X1	200	—	333	ns	When using oscillation circuit
External clock frequency	$f_C$	X0, X1	3	—	16	MHz	When using external clock
External clock cycle time	t <sub>CY</sub> L	X0, X1	62.5	—	333	ns	When using external clock
Frequency deviation with PLL *	$\Delta f$	—	—	—	5	%	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	X0	10	—	—	ns	Duty ratio is about 30 to 70%.
Input clock rise and fall time	t <sub>CR</sub> , t <sub>CF</sub>	X0	—	—	5	ns	When using external clock
Machine clock frequency	f <sub>CP</sub>	—	1.5	—	16	MHz	
Machine clock cycle time	t <sub>CP</sub>	—	62.5	—	666	ns	
Flash Read cycle time	t <sub>CY</sub> L	—	—	2*t <sub>CP</sub>	—	ns	When Flash is accessed via CPU

\*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.

$$\Delta f = \frac{|\alpha|}{f_0} \times 100\%$$



#### • Clock Timing



#### 11.4.2 Reset and Hardware Standby Input

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	<u>RST</u>	16 $t_{CP}^{*1}$	—	ns	Under normal operation
			Oscillation time of oscillator <sup>*2</sup> + 16 $t_{CP}^{*1}$	—	ms	In stop mode
Hardware standby input time	$t_{HSTL}$	<u>HST</u>	16 $t_{CP}^{*1}$	—	ns	Under normal operation
			Oscillation time of oscillator <sup>*2</sup> + 16 $t_{CP}^{*1}$	—	ms	In stop mode

\*1: " $t_{CP}$ " represents one cycle time of the machine clock.

No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

\*2: Oscillation time of oscillator is time that the amplitude reached the 90%.

In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of  $\mu\text{s}$  to several ms. In the external clock, the oscillation time is 0 ms.




Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0 to SCK2	External clock operation output pins are C <sub>L</sub> = 80 pF + 1 TTL.	4 t <sub>CP</sub>	—	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK2		4 t <sub>CP</sub>	—	ns	
SCK ↓ ⇒ SOT delay time	t <sub>SLOV</sub>	SCK0 to SCK2, SOT0 to SOT2		—	150	ns	
Valid SIN ⇒ SCK ↑	t <sub>IVSH</sub>	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	
SCK ↑ ⇒ Valid SIN hold time	t <sub>SHIX</sub>	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	


Notes:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is load capacity value of pins when testing.
- t<sub>CP</sub> (external operation clock cycle time) : see Clock timing.

• Internal Shift Clock Mode



- External Shift Clock Mode




#### (5) Timer Input Timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$	TIN0, TIN1	—	4 $t_{CP}$	—	ns	
	$t_{TIWL}$	IN0 to IN3					

- Timer Input Timing



#### 11.4.5 Trigger Input Timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$	INT0 to INT7, ADTG	—	5 $t_{CP}$	—	ns	Under normal operation
	$t_{TRGL}$			1	—	$\mu\text{s}$	In stop mode


## 11.6 A/D Converter Glossary

**Resolution:** Analog changes that are identifiable with the A/D converter

**Linearity error:** The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics

**Differential linearity error:** The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

**Total error:** The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{\text{AVRH} - \text{AVRL}}{1024} [\text{V}]$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} [\text{LSB}]$$

$$V_{OT} \text{ (Theoretical value)} = \text{AVRL} + 0.5 \text{ LSB} [\text{V}]$$

$V_{NT}$ : Voltage at a transition of digital output from  $(N - 1)$  to  $N$

$$V_{FST} \text{ (Theoretical value)} = \text{AVRH} - 1.5 \text{ LSB} [\text{V}]$$

*(Continued)*


## 11.8 Flash memory

### ■ Erase and programming performance


Parameter	Condition	Value			Unit	Remarks	
		Min	Typ	Max			
Sector erase time	$T_A = +25^\circ\text{C}$ , $V_{cc} = 5.0\text{ V}$	—	1	15	s	MB90F598G	Excludes 00H programming prior erasure
Chip erase time		—	5	—	s	MB90F598G	Excludes 00H programming prior
Word (16-bit) programming time		—	16	3600	$\mu\text{s}$	MB90F598G	Excludes system-level overhead
Erase/Program cycle	—	10000	—	—	cycle		

## 12. Example Characteristics




### ■ H" Level Output Voltage



### ■ L" Level Input Voltage



### ■ H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



### 13. Ordering Information

Part number	Package	Remarks
MB90598GPF MB90F598GPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V595GCR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

### 14. Package Dimensions

