



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                        |
| Core Processor             | F <sup>2</sup> MC-16LX                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 16MHz                                                                                                                                                                           |
| Connectivity               | CANbus, EBI/EMI, SCI, Serial I/O, UART/USART                                                                                                                                    |
| Peripherals                | POR, PWM, WDT                                                                                                                                                                   |
| Number of I/O              | 78                                                                                                                                                                              |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                                |
| Program Memory Type        | Mask ROM                                                                                                                                                                        |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 4K x 8                                                                                                                                                                          |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                       |
| Data Converters            | A/D 8x8/10b                                                                                                                                                                     |
| Oscillator Type            | External                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 100-BQFP                                                                                                                                                                        |
| Supplier Device Package    | 100-QFP (14x20)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-152-jne1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-152-jne1</a> |

## Contents

|                                                          |           |                                         |           |
|----------------------------------------------------------|-----------|-----------------------------------------|-----------|
| <b>Product Lineup .....</b>                              | <b>3</b>  | <b>Electrical Characteristics .....</b> | <b>31</b> |
| <b>Pin Assignment .....</b>                              | <b>5</b>  | Absolute Maximum Ratings .....          | 31        |
| <b>Pin Description .....</b>                             | <b>6</b>  | Recommended Conditions .....            | 33        |
| <b>I/O Circuit Type .....</b>                            | <b>8</b>  | DC Characteristics .....                | 33        |
| <b>Handling Devices .....</b>                            | <b>11</b> | AC Characteristics .....                | 35        |
| <b>Block Diagram .....</b>                               | <b>14</b> | A/D Converter .....                     | 42        |
| <b>Memory Space .....</b>                                | <b>15</b> | A/D Converter Glossary .....            | 44        |
| <b>I/O Map .....</b>                                     | <b>16</b> | Notes on Using A/D Converter .....      | 45        |
| <b>Can Controller .....</b>                              | <b>23</b> | Flash memory .....                      | 46        |
| List of Control Registers .....                          | 23        | <b>Example Characteristics .....</b>    | <b>47</b> |
| List of Message Buffers (ID Registers) .....             | 24        | <b>Ordering Information .....</b>       | <b>49</b> |
| List of Message Buffers (DLC Registers and               |           | <b>Package Dimensions .....</b>         | <b>49</b> |
| Data Registers) .....                                    | 27        | <b>Major Changes .....</b>              | <b>50</b> |
| <b>Interrupt Source, Interrupt Vector, and Interrupt</b> |           |                                         |           |
| <b>Control Register .....</b>                            | <b>29</b> |                                         |           |

## 1. Product Lineup




| Features                             |                           | MB90598G                                                                                                                                                                                                                                                                                                                                                                                                         | MB90F598G                                           | MB90V595G          |
|--------------------------------------|---------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------|--------------------|
| Classification                       |                           | Mask ROM product                                                                                                                                                                                                                                                                                                                                                                                                 | Flash ROM product                                   | Evaluation product |
| ROM size                             |                           | 128 Kbytes                                                                                                                                                                                                                                                                                                                                                                                                       | 128 Kbytes<br>Boot block<br>Hard-wired reset vector | None               |
| RAM size                             |                           | 4 Kbytes                                                                                                                                                                                                                                                                                                                                                                                                         | 4 Kbytes                                            | 6 Kbytes           |
| Emulator-specific power supply<br>*1 |                           | —                                                                                                                                                                                                                                                                                                                                                                                                                |                                                     | None               |
| CPU functions                        |                           | The number of instructions: 351<br>Instruction bit length: 8 bits, 16 bits<br>Instruction length: 1 byte to 7 bytes<br>Data bit length: 1 bit, 8 bits, 16 bits<br>Minimum execution time: 62.5 ns (at machine clock frequency of 16 MHz)<br>Interrupt processing time: 1.5 μs<br>(at machine clock frequency of 16 MHz, minimum value)                                                                           |                                                     |                    |
| UART0                                |                           | Clock synchronized transmission (500 K/1 M/2 Mbps)<br>Clock asynchronous transmission (4808/5208/9615/10417/19230/38460/62500<br>/500000 bps at machine clock frequency of 16 MHz)<br>Transmission can be performed by bi-directional serial transmission or by master/slave connection.                                                                                                                         |                                                     |                    |
| UART1(SCI)                           |                           | Clock synchronized transmission (62.5 K/125 K/250 K/500 K/1 Mbps)<br>Clock asynchronous transmission (1202/2404/4808/9615/31250 bps)<br>Transmission can be performed by bi-directional serial transmission or by master/slave connection.                                                                                                                                                                       |                                                     |                    |
| 8/10-bit A/D converter               |                           | Conversion precision: 8/10-bit can be selectively used.<br>Number of inputs: 8<br>One-shot conversion mode (converts selected channel once only)<br>Scan conversion mode (converts two or more successive channels and can program<br>up to 8 channels)<br>Continuous conversion mode (converts selected channel continuously)<br>Stop conversion mode (converts selected channel and stop operation repeatedly) |                                                     |                    |
| 8/16-bit PPG timers<br>(6 channels)  |                           | Number of channels: 6 (8/16-bit × 6 channels)<br>PPG operation of 8-bit or 16-bit<br>A pulse wave of given intervals and given duty ratios can be output.<br>Pulse interval: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> (fsys = system clock frequency)<br>128μs (fosc = 4MHz: oscillation clock frequency)                                                     |                                                     |                    |
| 16-bit Reload timer                  |                           | Number of channels: 2<br>Operation clock frequency: fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = System clock frequency)<br>Supports External Event Count function                                                                                                                                                                                                                    |                                                     |                    |
| 16-bit<br>I/O tim-<br>er             | 16-bit<br>Output compares | Number of channels: 4<br>Pin input factor: A match signal of compare register                                                                                                                                                                                                                                                                                                                                    |                                                     |                    |
|                                      | Input captures            | Number of channels: 4<br>Rewriting a register value upon a pin input (rising, falling, or both edges)                                                                                                                                                                                                                                                                                                            |                                                     |                    |




### 3. Pin Description


| Pin no.  | Pin name                | Circuit type | Function                                      |
|----------|-------------------------|--------------|-----------------------------------------------|
| 82       | X0                      | A            | Oscillator pin                                |
| 83       | X1                      |              |                                               |
| 77       | $\overline{\text{RST}}$ | B            | Reset input                                   |
| 52       | $\overline{\text{HST}}$ | C            | Hardware standby input                        |
| 85 to 88 | P00 to P03              | G            | General purpose IO                            |
|          | IN0 to IN3              |              | Inputs for the Input Captures                 |
| 89 to 92 | P04 to P07              | G            | General purpose IO                            |
|          | OUT0 to OUT3            |              | Outputs for the Output Compares.              |
| 93 to 98 | P10 to P15              | D            | General purpose IO                            |
|          | PPG0 to PPG5            |              | Outputs for the Programmable Pulse Generators |
| 99       | P16                     | D            | General purpose IO                            |
|          | TIN1                    |              | TIN input for the 16-bit Reload Timer 1       |
| 100      | P17                     | D            | General purpose IO                            |
|          | TOT1                    |              | TOT output for the 16-bit Reload Timer 1      |
| 1 to 8   | P20 to P27              | G            | General purpose IO                            |
| 9 to 10  | P30 to P31              | G            | General purpose IO                            |
| 12 to 16 | P32 to P36              | G            | General purpose IO                            |
| 17       | P37                     | D            | General purpose IO                            |
| 18       | P40                     | G            | General purpose IO                            |
|          | SOT0                    |              | SOT output for UART 0                         |
| 19       | P41                     | G            | General purpose IO                            |
|          | SCK0                    |              | SCK input/output for UART 0                   |
| 20       | P42                     | G            | General purpose IO                            |
|          | SIN0                    |              | SIN input for UART 0                          |
| 21       | P43                     | G            | General purpose IO                            |
|          | SIN1                    |              | SIN input for UART 1                          |
| 22       | P44                     | G            | General purpose IO                            |
|          | SCK1                    |              | SCK input/output for UART 1                   |
| 24       | P45                     | G            | General purpose IO                            |
|          | SOT1                    |              | SOT output for UART 1                         |
| 25       | P46                     | G            | General purpose IO                            |
|          | SOT2                    |              | SOT output for the Serial IO                  |
| 26       | P47                     | G            | General purpose IO                            |
|          | SCK2                    |              | SCK input/output for the Serial IO            |

| Pin no.    | Pin name         | Circuit type | Function                                                                                                    |
|------------|------------------|--------------|-------------------------------------------------------------------------------------------------------------|
| 76         | P92              | D            | General purpose IO                                                                                          |
|            | INT0             |              | External interrupt input for INT0                                                                           |
| 78 to 80   | P93 to P95       | D            | General purpose IO                                                                                          |
|            | INT1 to INT3     |              | External interrupt input for INT1 to INT3                                                                   |
| 58, 68     | DV <sub>CC</sub> | —            | Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)                          |
| 53, 63, 73 | DV <sub>SS</sub> | —            | Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)                                |
| 34         | AV <sub>CC</sub> | Power supply | Dedicated power supply pin for the A/D Converter                                                            |
| 37         | AV <sub>SS</sub> | Power supply | Dedicated ground pin for the A/D Converter                                                                  |
| 35         | AVRH             | Power supply | Upper reference voltage input for the A/D Converter                                                         |
| 36         | AVRL             | Power supply | Lower reference voltage input for the A/D Converter                                                         |
| 49, 50     | MD0<br>MD1       | C            | Operating mode selection input pins. These pins should be connected to V <sub>CC</sub> or V <sub>SS</sub> . |
| 51         | MD2              | H            | Operating mode selection input pin. This pin should be connected to V <sub>CC</sub> or V <sub>SS</sub> .    |
| 27         | C                | —            | External capacitor pin. A capacitor of 0.1μF should be connected to this pin and V <sub>SS</sub> .          |
| 23, 84     | V <sub>CC</sub>  | Power supply | Power supply pins (5.0 V).                                                                                  |
| 11, 42, 81 | V <sub>SS</sub>  | Power supply | Ground pins (0.0 V).                                                                                        |

#### 4. I/O Circuit Type

| Circuit Type | Circuit                                                                             | Remarks                                                                                                       |
|--------------|-------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| A            |  | <ul style="list-style-type: none"> <li>■ Oscillation feedback resistor:<br/>1 MΩ approx.</li> </ul>           |
| B            |  | <ul style="list-style-type: none"> <li>■ Hysteresis input with pull-up<br/>Resistor: 50 kΩ approx.</li> </ul> |
| C            |  | <ul style="list-style-type: none"> <li>■ Hysteresis input</li> </ul>                                          |

| Circuit Type | Circuit                                                                             | Remarks                                                                                                                                                   |
|--------------|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| F            |    | <ul style="list-style-type: none"> <li>■ CMOS high current output</li> <li>■ CMOS Hysteresis input</li> </ul>                                             |
| G            |   | <ul style="list-style-type: none"> <li>■ CMOS output</li> <li>■ CMOS Hysteresis input</li> <li>■ TTL input<br/>(MB90F598G, only in Flash mode)</li> </ul> |
| H            |  | <ul style="list-style-type: none"> <li>■ Hysteresis input<br/>Pull-down Resistor: 50 kΩ approx.<br/>(except MB90F598G)</li> </ul>                         |



#### (12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

#### (13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB, ADB, USB, SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

#### (14) Using REALOS

The use of EI<sup>2</sup>OS is not possible with the REALOS real time operating system.


#### (15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

## 7. Memory Space

The memory space of the MB90595G Series is shown below

**Figure 1. Memory space map**



Note: : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000<sub>H</sub>, the contents of the ROM at FFC000<sub>H</sub> are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000<sub>H</sub> to FFFFFFF<sub>H</sub> looks, therefore, as if it were the image for 004000<sub>H</sub> to 00FFFF<sub>H</sub>. Thus, it is recommended that the ROM data table be stored in the area of FF4000<sub>H</sub> to FFFFFFF<sub>H</sub>.

| Address                            | Register                                                                        | Abbreviation | Access | Peripheral                       | Initial value              |
|------------------------------------|---------------------------------------------------------------------------------|--------------|--------|----------------------------------|----------------------------|
| 6F <sub>H</sub>                    | ROM Mirror Function Selection Register                                          | ROMM         | R/W    | ROM Mirror                       | _____1 <sub>B</sub>        |
| 70 <sub>H</sub>                    | PWM1 Compare Register 0                                                         | PWC10        | R/W    | Stepping Motor<br>Controller 0   | XXXXXXXX <sub>B</sub>      |
| 71 <sub>H</sub>                    | PWM2 Compare Register 0                                                         | PWC20        | R/W    |                                  | XXXXXXXX <sub>B</sub>      |
| 72 <sub>H</sub>                    | PWM1 Select Register 0                                                          | PWS10        | R/W    |                                  | __ 0 0 0 0 0 <sub>B</sub>  |
| 73 <sub>H</sub>                    | PWM2 Select Register 0                                                          | PWS20        | R/W    |                                  | _ 0 0 0 0 0 0 <sub>B</sub> |
| 74 <sub>H</sub>                    | PWM1 Compare Register 1                                                         | PWC11        | R/W    | Stepping Motor<br>Controller 1   | XXXXXXXX <sub>B</sub>      |
| 75 <sub>H</sub>                    | PWM2 Compare Register 1                                                         | PWC21        | R/W    |                                  | XXXXXXXX <sub>B</sub>      |
| 76 <sub>H</sub>                    | PWM1 Select Register 1                                                          | PWS11        | R/W    |                                  | __ 0 0 0 0 0 <sub>B</sub>  |
| 77 <sub>H</sub>                    | PWM2 Select Register 1                                                          | PWS21        | R/W    |                                  | _ 0 0 0 0 0 0 <sub>B</sub> |
| 78 <sub>H</sub>                    | PWM1 Compare Register 2                                                         | PWC12        | R/W    | Stepping Motor<br>Controller 2   | XXXXXXXX <sub>B</sub>      |
| 79 <sub>H</sub>                    | PWM2 Compare Register 2                                                         | PWC22        | R/W    |                                  | XXXXXXXX <sub>B</sub>      |
| 7A <sub>H</sub>                    | PWM1 Select Register 2                                                          | PWS12        | R/W    |                                  | __ 0 0 0 0 0 <sub>B</sub>  |
| 7B <sub>H</sub>                    | PWM2 Select Register 2                                                          | PWS22        | R/W    |                                  | _ 0 0 0 0 0 0 <sub>B</sub> |
| 7C <sub>H</sub>                    | PWM1 Compare Register 3                                                         | PWC13        | R/W    | Stepping Motor<br>Controller 3   | XXXXXXXX <sub>B</sub>      |
| 7D <sub>H</sub>                    | PWM2 Compare Register 3                                                         | PWC23        | R/W    |                                  | XXXXXXXX <sub>B</sub>      |
| 7E <sub>H</sub>                    | PWM1 Select Register 3                                                          | PWS13        | R/W    |                                  | __ 0 0 0 0 0 <sub>B</sub>  |
| 7F <sub>H</sub>                    | PWM2 Select Register 3                                                          | PWS23        | R/W    |                                  | _ 0 0 0 0 0 0 <sub>B</sub> |
| 80 <sub>H</sub> to 8F <sub>H</sub> | CAN Controller. Refer to section about CAN Controller                           |              |        |                                  |                            |
| 90 <sub>H</sub> to 9D <sub>H</sub> | Reserved                                                                        |              |        |                                  |                            |
| 9E <sub>H</sub>                    | Program Address Detection Control Status Register                               | PACSR        | R/W    | Address Match Detection Function | 0 0 0 0 0 0 0 <sub>B</sub> |
| 9F <sub>H</sub>                    | Delayed Interrupt/Request Register                                              | DIRR         | R/W    | Delayed Interrupt                | _____0 <sub>B</sub>        |
| A0 <sub>H</sub>                    | Low-Power Mode Control Register                                                 | LPMCR        | R/W    | Low Power Controller             | 0 0 0 1 1 0 0 <sub>B</sub> |
| A1 <sub>H</sub>                    | Clock Selection Register                                                        | CKSCR        | R/W    | Low Power Controller             | 1 1 1 1 1 1 0 <sub>B</sub> |
| A2 <sub>H</sub> to A7 <sub>H</sub> | Reserved                                                                        |              |        |                                  |                            |
| A8 <sub>H</sub>                    | Watchdog Timer Control Register                                                 | WDTC         | R/W    | Watchdog Timer                   | XXXXX 1 1 1 <sub>B</sub>   |
| A9 <sub>H</sub>                    | Time Base Timer Control Register                                                | TBTC         | R/W    | Time Base Timer                  | 1 __ 0 0 1 0 <sub>B</sub>  |
| AA <sub>H</sub> to AD <sub>H</sub> | Reserved                                                                        |              |        |                                  |                            |
| AE <sub>H</sub>                    | Flash Memory Control Status Register<br>(MB90F598G only.<br>Otherwise reserved) | FMCS         | R/W    | Flash Memory                     | 0 0 0 X 0 0 0 <sub>B</sub> |
| AF <sub>H</sub>                    | Reserved                                                                        |              |        |                                  |                            |

(Continued)

| Address                            | Register                      | Abbreviation | Access | Peripheral                              | Initial value                |
|------------------------------------|-------------------------------|--------------|--------|-----------------------------------------|------------------------------|
| B0 <sub>H</sub>                    | Interrupt Control Register 00 | ICR00        | R/W    | Interrupt controller                    | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B1 <sub>H</sub>                    | Interrupt Control Register 01 | ICR01        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B2 <sub>H</sub>                    | Interrupt Control Register 02 | ICR02        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B3 <sub>H</sub>                    | Interrupt Control Register 03 | ICR03        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B4 <sub>H</sub>                    | Interrupt Control Register 04 | ICR04        | R/W    | Interrupt controller                    | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B5 <sub>H</sub>                    | Interrupt Control Register 05 | ICR05        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B6 <sub>H</sub>                    | Interrupt Control Register 06 | ICR06        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B7 <sub>H</sub>                    | Interrupt Control Register 07 | ICR07        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B8 <sub>H</sub>                    | Interrupt Control Register 08 | ICR08        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| B9 <sub>H</sub>                    | Interrupt Control Register 09 | ICR09        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| BA <sub>H</sub>                    | Interrupt Control Register 10 | ICR10        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| BB <sub>H</sub>                    | Interrupt Control Register 11 | ICR11        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| BC <sub>H</sub>                    | Interrupt Control Register 12 | ICR12        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| BD <sub>H</sub>                    | Interrupt Control Register 13 | ICR13        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| BE <sub>H</sub>                    | Interrupt Control Register 14 | ICR14        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| BF <sub>H</sub>                    | Interrupt Control Register 15 | ICR15        | R/W    |                                         | 0 0 0 0 0 1 1 1 <sub>B</sub> |
| C0 <sub>H</sub> to FF <sub>H</sub> | Reserved                      |              |        |                                         |                              |
| 1900 <sub>H</sub>                  | Reload Register L             | PRL0         | R/W    | 16-bit Programmable Pulse Generator 0/1 | XXXXXXXX <sub>B</sub>        |
| 1901 <sub>H</sub>                  | Reload Register H             | PRLH0        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 1902 <sub>H</sub>                  | Reload Register L             | PRL1         | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 1903 <sub>H</sub>                  | Reload Register H             | PRLH1        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 1904 <sub>H</sub>                  | Reload Register L             | PRL2         | R/W    | 16-bit Programmable Pulse Generator 2/3 | XXXXXXXX <sub>B</sub>        |
| 1905 <sub>H</sub>                  | Reload Register H             | PRLH2        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 1906 <sub>H</sub>                  | Reload Register L             | PRL3         | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 1907 <sub>H</sub>                  | Reload Register H             | PRLH3        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 1908 <sub>H</sub>                  | Reload Register L             | PRL4         | R/W    | 16-bit Programmable Pulse Generator 4/5 | XXXXXXXX <sub>B</sub>        |
| 1909 <sub>H</sub>                  | Reload Register H             | PRLH4        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 190A <sub>H</sub>                  | Reload Register L             | PRL5         | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 190B <sub>H</sub>                  | Reload Register H             | PRLH5        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 190C <sub>H</sub>                  | Reload Register L             | PRL6         | R/W    | 16-bit Programmable Pulse Generator 6/7 | XXXXXXXX <sub>B</sub>        |
| 190D <sub>H</sub>                  | Reload Register H             | PRLH6        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 190E <sub>H</sub>                  | Reload Register L             | PRL7         | R/W    |                                         | XXXXXXXX <sub>B</sub>        |
| 190F <sub>H</sub>                  | Reload Register H             | PRLH7        | R/W    |                                         | XXXXXXXX <sub>B</sub>        |

(Continued)

| Address                                | Register                               | Abbreviation | Access | Peripheral                              | Initial value         |
|----------------------------------------|----------------------------------------|--------------|--------|-----------------------------------------|-----------------------|
| 1910 <sub>H</sub>                      | Reload Register L                      | PRL8         | R/W    | 16-bit Programmable Pulse Generator 8/9 | XXXXXXXX <sub>B</sub> |
| 1911 <sub>H</sub>                      | Reload Register H                      | PRLH8        | R/W    |                                         | XXXXXXXX <sub>B</sub> |
| 1912 <sub>H</sub>                      | Reload Register L                      | PRL9         | R/W    |                                         | XXXXXXXX <sub>B</sub> |
| 1913 <sub>H</sub>                      | Reload Register H                      | PRLH9        | R/W    |                                         | XXXXXXXX <sub>B</sub> |
| 1914 <sub>H</sub>                      | Reload Register L                      | PRLA         | R/W    | 16-bit Programmable Pulse Generator A/B | XXXXXXXX <sub>B</sub> |
| 1915 <sub>H</sub>                      | Reload Register H                      | PRLHA        | R/W    |                                         | XXXXXXXX <sub>B</sub> |
| 1916 <sub>H</sub>                      | Reload Register L                      | PRLB         | R/W    | 16-bit Programmable Pulse Generator A/B | XXXXXXXX <sub>B</sub> |
| 1917 <sub>H</sub>                      | Reload Register H                      | PRLHB        | R/W    |                                         | XXXXXXXX <sub>B</sub> |
| 1918 <sub>H</sub> to 191F <sub>H</sub> | Reserved                               |              |        |                                         |                       |
| 1920 <sub>H</sub>                      | Input Capture Register 0 (low-order)   | IPCP0        | R      | Input Capture 0/1                       | XXXXXXXX <sub>B</sub> |
| 1921 <sub>H</sub>                      | Input Capture Register 0 (high-order)  | IPCP0        | R      |                                         | XXXXXXXX <sub>B</sub> |
| 1922 <sub>H</sub>                      | Input Capture Register 1 (low-order)   | IPCP1        | R      |                                         | XXXXXXXX <sub>B</sub> |
| 1923 <sub>H</sub>                      | Input Capture Register 1 (high-order)  | IPCP1        | R      |                                         | XXXXXXXX <sub>B</sub> |
| 1924 <sub>H</sub>                      | Input Capture Register 2 (low-order)   | IPCP2        | R      | Input Capture 2/3                       | XXXXXXXX <sub>B</sub> |
| 1925 <sub>H</sub>                      | Input Capture Register 2 (high-order)  | IPCP2        | R      |                                         | XXXXXXXX <sub>B</sub> |
| 1926 <sub>H</sub>                      | Input Capture Register 3 (low-order)   | IPCP3        | R      |                                         | XXXXXXXX <sub>B</sub> |
| 1927 <sub>H</sub>                      | Input Capture Register 3 (high-order)  | IPCP3        | R      |                                         | XXXXXXXX <sub>B</sub> |
| 1928 <sub>H</sub>                      | Output Compare Register 0 (low-order)  | OCCP0        | R/W    | Output Compare 0/1                      | XXXXXXXX <sub>B</sub> |
| 1929 <sub>H</sub>                      | Output Compare Register 0 (high-order) | OCCP0        | R/W    |                                         | XXXXXXXX <sub>B</sub> |
| 192A <sub>H</sub>                      | Output Compare Register 1 (low-order)  | OCCP1        | R/W    |                                         | XXXXXXXX <sub>B</sub> |
| 192B <sub>H</sub>                      | Output Compare Register 1 (high-order) | OCCP1        | R/W    |                                         | XXXXXXXX <sub>B</sub> |

*(Continued)*

(Continued)

| Address                                | Register                                              | Abbreviation | Access | Peripheral                       | Initial value         |
|----------------------------------------|-------------------------------------------------------|--------------|--------|----------------------------------|-----------------------|
| 192C <sub>H</sub>                      | Output Compare Register 2 (low-order)                 | OCCP2        | R/W    | Output Compare 2/3               | XXXXXXXX <sub>B</sub> |
| 192D <sub>H</sub>                      | Output Compare Register 2 (high-order)                | OCCP2        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 192E <sub>H</sub>                      | Output Compare Register 3 (low-order)                 | OCCP3        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 192F <sub>H</sub>                      | Output Compare Register 3 (high-order)                | OCCP3        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 1930 <sub>H</sub> to 19FF <sub>H</sub> | Reserved                                              |              |        |                                  |                       |
| 1A00 <sub>H</sub> to 1AFF <sub>H</sub> | CAN Controller. Refer to section about CAN Controller |              |        |                                  |                       |
| 1B00 <sub>H</sub> to 1BFF <sub>H</sub> | CAN Controller. Refer to section about CAN Controller |              |        |                                  |                       |
| 1C00 <sub>H</sub> to 1EFF <sub>H</sub> | Reserved                                              |              |        |                                  |                       |
| 1FF0 <sub>H</sub>                      | Program Address Detection Register 0 (low-order)      | PADR0        | R/W    | Address Match Detection Function | XXXXXXXX <sub>B</sub> |
| 1FF1 <sub>H</sub>                      | Program Address Detection Register 0 (middle-order)   |              |        |                                  | XXXXXXXX <sub>B</sub> |
| 1FF2 <sub>H</sub>                      | Program Address Detection Register 0 (high-order)     |              |        |                                  | XXXXXXXX <sub>B</sub> |
| 1FF3 <sub>H</sub>                      | Program Address Detection Register 1 (low-order)      | PADR1        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 1FF4 <sub>H</sub>                      | Program Address Detection Register 1 (middle-order)   |              |        |                                  | XXXXXXXX <sub>B</sub> |
| 1FF5 <sub>H</sub>                      | Program Address Detection Register 1 (high-order)     |              |        |                                  | XXXXXXXX <sub>B</sub> |
| 1FF6 <sub>H</sub> to 1FFF <sub>H</sub> | Reserved                                              |              |        |                                  |                       |

■ Description for Read/Write

R/W : Readable/writable

R : Read only

W : Write only

■ Description of initial value

0 : the initial value of this bit is "0".

1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

\_ : this bit is unused. the initial value is undefined.

Note : Addresses in the range of 0000<sub>H</sub> to 00FF<sub>H</sub>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

| Address             | Register      | Abbreviation | Access | Initial Value                  |
|---------------------|---------------|--------------|--------|--------------------------------|
| 001A2C <sub>H</sub> | ID register 3 | IDR3         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 001A2D <sub>H</sub> |               |              |        |                                |
| 001A2E <sub>H</sub> |               |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 001A2F <sub>H</sub> |               |              |        |                                |
| 001A30 <sub>H</sub> | ID register 4 | IDR4         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 001A31 <sub>H</sub> |               |              |        |                                |
| 001A32 <sub>H</sub> |               |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 001A33 <sub>H</sub> |               |              |        |                                |
| 001A34 <sub>H</sub> | ID register 5 | IDR5         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 001A35 <sub>H</sub> |               |              |        |                                |
| 001A36 <sub>H</sub> |               |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 001A37 <sub>H</sub> |               |              |        |                                |
| 001A38 <sub>H</sub> | ID register 6 | IDR6         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 001A39 <sub>H</sub> |               |              |        |                                |
| 001A3A <sub>H</sub> |               |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 001A3B <sub>H</sub> |               |              |        |                                |
| 001A3C <sub>H</sub> | ID register 7 | IDR7         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 001A3D <sub>H</sub> |               |              |        |                                |
| 001A3E <sub>H</sub> |               |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 001A3F <sub>H</sub> |               |              |        |                                |

*(Continued)*

**9.3 List of Message Buffers (DLC Registers and Data Registers)**

| Address                                          | Register                  | Abbreviation | Access | Initial Value                                        |
|--------------------------------------------------|---------------------------|--------------|--------|------------------------------------------------------|
| 001A60 <sub>H</sub>                              | DLC register 0            | DLCR0        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A61 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A62 <sub>H</sub>                              | DLC register 1            | DLCR1        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A63 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A64 <sub>H</sub>                              | DLC register 2            | DLCR2        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A65 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A66 <sub>H</sub>                              | DLC register 3            | DLCR3        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A67 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A68 <sub>H</sub>                              | DLC register 4            | DLCR4        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A69 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A6A <sub>H</sub>                              | DLC register 5            | DLCR5        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A6B <sub>H</sub>                              |                           |              |        |                                                      |
| 001A6C <sub>H</sub>                              | DLC register 6            | DLCR6        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A6D <sub>H</sub>                              |                           |              |        |                                                      |
| 001A6E <sub>H</sub>                              | DLC register 7            | DLCR7        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A6F <sub>H</sub>                              |                           |              |        |                                                      |
| 001A70 <sub>H</sub>                              | DLC register 8            | DLCR8        | R/W    | ----XXXX                                             |
| 001A71 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A72 <sub>H</sub>                              | DLC register 9            | DLCR9        | R/W    | ----XXXX <sub>B</sub>                                |
| 001A73 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A74 <sub>H</sub>                              | DLC register 10           | DLCR10       | R/W    | ----XXXX <sub>B</sub>                                |
| 001A75 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A76 <sub>H</sub>                              | DLC register 11           | DLCR11       | R/W    | ----XXXX <sub>B</sub>                                |
| 001A77 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A78 <sub>H</sub>                              | DLC register 12           | DLCR12       | R/W    | ----XXXX <sub>B</sub>                                |
| 001A79 <sub>H</sub>                              |                           |              |        |                                                      |
| 001A7A <sub>H</sub>                              | DLC register 13           | DLCR13       | R/W    | ----XXXX <sub>B</sub>                                |
| 001A7B <sub>H</sub>                              |                           |              |        |                                                      |
| 001A7C <sub>H</sub>                              | DLC register 14           | DLCR14       | R/W    | ----XXXX <sub>B</sub>                                |
| 001A7D <sub>H</sub>                              |                           |              |        |                                                      |
| 001A7E <sub>H</sub>                              | DLC register 15           | DLCR15       | R/W    | ----XXXX <sub>B</sub>                                |
| 001A7F <sub>H</sub>                              |                           |              |        |                                                      |
| 001A80 <sub>H</sub><br>to<br>001A87 <sub>H</sub> | Data register 0 (8 bytes) | DTR0         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |

*(Continued)*

(Continued)

| Address                                          | Register                   | Abbreviation | Access | Initial Value                                        |
|--------------------------------------------------|----------------------------|--------------|--------|------------------------------------------------------|
| 001A88 <sub>H</sub><br>to<br>001A8F <sub>H</sub> | Data register 1 (8 bytes)  | DTR1         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001A90 <sub>H</sub><br>to<br>001A97 <sub>H</sub> | Data register 2 (8 bytes)  | DTR2         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001A98 <sub>H</sub><br>to<br>001A9F <sub>H</sub> | Data register 3 (8 bytes)  | DTR3         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AA0 <sub>H</sub><br>to<br>001AA7 <sub>H</sub> | Data register 4 (8 bytes)  | DTR4         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AA8 <sub>H</sub><br>to<br>001AAF <sub>H</sub> | Data register 5 (8 bytes)  | DTR5         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AB0 <sub>H</sub><br>to<br>001AB7 <sub>H</sub> | Data register 6 (8 bytes)  | DTR6         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AB8 <sub>H</sub><br>to<br>001ABF <sub>H</sub> | Data register 7 (8 bytes)  | DTR7         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AC0 <sub>H</sub><br>to<br>001AC7 <sub>H</sub> | Data register 8 (8 bytes)  | DTR8         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AC8 <sub>H</sub><br>to<br>001ACF <sub>H</sub> | Data register 9 (8 bytes)  | DTR9         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AD0 <sub>H</sub><br>to<br>001AD7 <sub>H</sub> | Data register 10 (8 bytes) | DTR10        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AD8 <sub>H</sub><br>to<br>001ADF <sub>H</sub> | Data register 11 (8 bytes) | DTR11        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AE0 <sub>H</sub><br>to<br>001AE7 <sub>H</sub> | Data register 12 (8 bytes) | DTR12        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AE8 <sub>H</sub><br>to<br>001AEF <sub>H</sub> | Data register 13 (8 bytes) | DTR13        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AF0 <sub>H</sub><br>to<br>001AF7 <sub>H</sub> | Data register 14 (8 bytes) | DTR14        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 001AF8 <sub>H</sub><br>to<br>001AFF <sub>H</sub> | Data register 15 (8 bytes) | DTR15        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |

## 10. Interrupt Source, Interrupt Vector, and Interrupt Control Register

| Interrupt source               | EI <sup>2</sup> OS clear | Interrupt vector |                     | Interrupt control register |                     |
|--------------------------------|--------------------------|------------------|---------------------|----------------------------|---------------------|
|                                |                          | Number           | Address             | Number                     | Address             |
| Reset                          | N/A                      | # 08             | FFFFDC <sub>H</sub> | —                          | —                   |
| INT9 instruction               | N/A                      | # 09             | FFFFD8 <sub>H</sub> | —                          | —                   |
| Exception                      | N/A                      | # 10             | FFFFD4 <sub>H</sub> | —                          | —                   |
| CAN RX                         | N/A                      | # 11             | FFFFD0 <sub>H</sub> | ICR00                      | 0000B0 <sub>H</sub> |
| CAN TX/NS                      | N/A                      | # 12             | FFFFCC <sub>H</sub> |                            |                     |
| External Interrupt (INT0/INT1) | *1                       | # 13             | FFFFC8 <sub>H</sub> | ICR01                      | 0000B1 <sub>H</sub> |
| Time Base Timer                | N/A                      | # 14             | FFFFC4 <sub>H</sub> |                            |                     |
| 16-bit Reload Timer 0          | *1                       | # 15             | FFFFC0 <sub>H</sub> | ICR02                      | 0000B2 <sub>H</sub> |
| 8/10-bit A/D Converter         | *1                       | # 16             | FFFFBC <sub>H</sub> |                            |                     |
| 16-bit Free-run Timer          | N/A                      | # 17             | FFFFB8 <sub>H</sub> | ICR03                      | 0000B3 <sub>H</sub> |
| External Interrupt (INT2/INT3) | *1                       | # 18             | FFFFB4 <sub>H</sub> |                            |                     |
| Serial I/O                     | *1                       | # 19             | FFFFB0 <sub>H</sub> | ICR04                      | 0000B4 <sub>H</sub> |
| External Interrupt (INT4/INT5) | *1                       | # 20             | FFFFAC <sub>H</sub> |                            |                     |
| Input Capture 0                | *1                       | # 21             | FFFFA8 <sub>H</sub> | ICR05                      | 0000B5 <sub>H</sub> |
| 8/16-bit PPG 0/1               | N/A                      | # 22             | FFFFA4 <sub>H</sub> |                            |                     |
| Output Compare 0               | *1                       | # 23             | FFFFA0 <sub>H</sub> | ICR06                      | 0000B6 <sub>H</sub> |
| 8/16-bit PPG 2/3               | N/A                      | # 24             | FFFF9C <sub>H</sub> |                            |                     |
| External Interrupt (INT6/INT7) | *1                       | # 25             | FFFF98 <sub>H</sub> | ICR07                      | 0000B7 <sub>H</sub> |
| Input Capture 1                | *1                       | # 26             | FFFF94 <sub>H</sub> |                            |                     |
| 8/16-bit PPG 4/5               | N/A                      | # 27             | FFFF90 <sub>H</sub> | ICR08                      | 0000B8 <sub>H</sub> |
| Output Compare 1               | *1                       | # 28             | FFFF8C <sub>H</sub> |                            |                     |
| 8/16-bit PPG 6/7               | N/A                      | # 29             | FFFF88 <sub>H</sub> | ICR09                      | 0000B9 <sub>H</sub> |
| Input Capture 2                | *1                       | # 30             | FFFF84 <sub>H</sub> |                            |                     |
| 8/16-bit PPG 8/9               | N/A                      | # 31             | FFFF80 <sub>H</sub> | ICR10                      | 0000BA <sub>H</sub> |
| Output Compare 2               | *1                       | # 32             | FFFF7C <sub>H</sub> |                            |                     |
| Input Capture 3                | *1                       | # 33             | FFFF78 <sub>H</sub> | ICR11                      | 0000BB <sub>H</sub> |
| 8/16-bit PPG A/B               | N/A                      | # 34             | FFFF74 <sub>H</sub> |                            |                     |
| Output Compare 3               | *1                       | # 35             | FFFF70 <sub>H</sub> | ICR12                      | 0000BC <sub>H</sub> |
| 16-bit Reload Timer 1          | *1                       | # 36             | FFFF6C <sub>H</sub> |                            |                     |
| UART 0 RX                      | *2                       | # 37             | FFFF68 <sub>H</sub> | ICR13                      | 0000BD <sub>H</sub> |
| UART 0 TX                      | *1                       | # 38             | FFFF64 <sub>H</sub> |                            |                     |
| UART 1 RX                      | *2                       | # 39             | FFFF60 <sub>H</sub> | ICR14                      | 0000BE <sub>H</sub> |
| UART 1 TX                      | *1                       | # 40             | FFFF5C <sub>H</sub> |                            |                     |
| Flash Memory                   | N/A                      | # 41             | FFFF58 <sub>H</sub> | ICR15                      | 0000BF <sub>H</sub> |
| Delayed interrupt              | N/A                      | # 42             | FFFF54 <sub>H</sub> |                            |                     |

\*1: The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal.

\*2: The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal. A stop request is available.

N/A: The interrupt request flag is not cleared by the EI<sup>2</sup>OS interrupt clear signal.

## 11.2 Recommended Conditions

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )


| Parameter             | Symbol    | Value |     |     | Unit               | Remarks                         |
|-----------------------|-----------|-------|-----|-----|--------------------|---------------------------------|
|                       |           | Min   | Typ | Max |                    |                                 |
| Power supply voltage  | $V_{CC}$  | 4.5   | 5.0 | 5.5 | V                  | Under normal operation          |
|                       | $AV_{CC}$ | 3.0   | —   | 5.5 | V                  | Maintains RAM data in stop mode |
| Smooth capacitor      | $C_S$     | 0.022 | 0.1 | 1.0 | $\mu\text{F}$      | *                               |
| Operating temperature | $T_A$     | -40   | —   | +85 | $^{\circ}\text{C}$ |                                 |

\*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the  $V_{CC}$  pin must have a capacitance value higher than  $C_S$ .

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

### • C Pin Connection Diagram



## 11.3 DC Characteristics

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ )

| Parameter        | Symbol    | Pin name                      | Condition                                                | Value          |     |                | Unit | Remarks |
|------------------|-----------|-------------------------------|----------------------------------------------------------|----------------|-----|----------------|------|---------|
|                  |           |                               |                                                          | Min            | Typ | Max            |      |         |
| Input H voltage  | $V_{IHS}$ | CMOS hysteresis input pin     | —                                                        | $0.8 V_{CC}$   | —   | $V_{CC} + 0.3$ | V    |         |
|                  | $V_{IHM}$ | MD input pin                  | —                                                        | $V_{CC} - 0.3$ | —   | $V_{CC} + 0.3$ | V    |         |
| Input L voltage  | $V_{ILS}$ | CMOS hysteresis input pin     | —                                                        | $V_{SS} - 0.3$ | —   | $0.2 V_{CC}$   | V    |         |
|                  | $V_{ILM}$ | MD input pin                  | —                                                        | $V_{SS} - 0.3$ | —   | $V_{SS} + 0.3$ | V    |         |
| Output H voltage | $V_{OH1}$ | Output pins except P70 to P87 | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OH1} = -4.0\text{ mA}$  | $V_{CC} - 0.5$ | —   | —              | V    |         |
|                  | $V_{OH2}$ | P70 to P87                    | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OH2} = -30.0\text{ mA}$ | $V_{CC} - 0.5$ | —   | —              | V    |         |
| Output L voltage | $V_{OL1}$ | Output pins except P70 to P87 | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OL1} = 4.0\text{ mA}$   | —              | —   | 0.4            | V    |         |
|                  | $V_{OL2}$ | P70 to P87                    | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OL2} = 30.0\text{ mA}$  | —              | —   | 0.5            | V    |         |

(Continued)

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ )

| Parameter            | Symbol     | Pin name                                                                                                         | Condition | Value |     |     | Unit      | Remarks |
|----------------------|------------|------------------------------------------------------------------------------------------------------------------|-----------|-------|-----|-----|-----------|---------|
|                      |            |                                                                                                                  |           | Min   | Typ | Max |           |         |
| Input capacity       | $C_{IN}$   | Other than C, $AV_{CC}$ , $AV_{SS}$ , $AVRH$ , $AVRL$ , $V_{CC}$ , $V_{SS}$ , $DV_{CC}$ , $DV_{SS}$ , P70 to P87 | —         | —     | 5   | 15  | pF        |         |
|                      |            | P70 to P87                                                                                                       | —         | —     | 15  | 30  | pF        |         |
| Pull-up resistance   | $R_{UP}$   | $\overline{RST}$                                                                                                 | —         | 25    | 50  | 100 | $k\Omega$ |         |
| Pull-down resistance | $R_{DOWN}$ | MD2                                                                                                              | —         | 25    | 50  | 100 | $k\Omega$ |         |

\* : The power supply current testing conditions are when using the external clock.



## 11.4 AC Characteristics

### 11.4.1 Clock Timing

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ )

| Parameter                      | Symbol              | Pin name | Value |                  |     | Unit | Remarks                        |
|--------------------------------|---------------------|----------|-------|------------------|-----|------|--------------------------------|
|                                |                     |          | Min   | Typ              | Max |      |                                |
| Oscillation frequency          | $f_c$               | X0, X1   | 3     | —                | 5   | MHz  | When using oscillation circuit |
| Oscillation cycle time         | $t_{CYL}$           | X0, X1   | 200   | —                | 333 | ns   | When using oscillation circuit |
| External clock frequency       | $f_c$               | X0, X1   | 3     | —                | 16  | MHz  | When using external clock      |
| External clock cycle time      | $t_{CYL}$           | X0, X1   | 62.5  | —                | 333 | ns   | When using external clock      |
| Frequency deviation with PLL * | $\Delta f$          | —        | —     | —                | 5   | %    |                                |
| Input clock pulse width        | $P_{WH}$ , $P_{WL}$ | X0       | 10    | —                | —   | ns   | Duty ratio is about 30 to 70%. |
| Input clock rise and fall time | $t_{CR}$ , $t_{CF}$ | X0       | —     | —                | 5   | ns   | When using external clock      |
| Machine clock frequency        | $f_{CP}$            | —        | 1.5   | —                | 16  | MHz  |                                |
| Machine clock cycle time       | $t_{CP}$            | —        | 62.5  | —                | 666 | ns   |                                |
| Flash Read cycle time          | $t_{CYL}$           | —        | —     | $2 \cdot t_{CP}$ | —   | ns   | When Flash is accessed via CPU |

\*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.




| Parameter                                      | Symbol     | Pin name                      | Condition                                                             | Value      |     | Unit | Remarks |
|------------------------------------------------|------------|-------------------------------|-----------------------------------------------------------------------|------------|-----|------|---------|
|                                                |            |                               |                                                                       | Min        | Max |      |         |
| Serial clock "H" pulse width                   | $t_{SHSL}$ | SCK0 to SCK2                  | External clock operation<br>output pins are $C_L = 80$<br>pF + 1 TTL. | 4 $t_{CP}$ | —   | ns   |         |
| Serial clock "L" pulse width                   | $t_{SLSH}$ | SCK0 to SCK2                  |                                                                       | 4 $t_{CP}$ | —   | ns   |         |
| SCK $\downarrow \Rightarrow$ SOT delay time    | $t_{SLOV}$ | SCK0 to SCK2,<br>SOT0 to SOT2 |                                                                       | —          | 150 | ns   |         |
| Valid SIN $\Rightarrow$ SCK $\uparrow$         | $t_{VSH}$  | SCK0 to SCK2,<br>SIN0 to SIN2 |                                                                       | 60         | —   | ns   |         |
| SCK $\uparrow \Rightarrow$ Valid SIN hold time | $t_{SHIX}$ | SCK0 to SCK2,<br>SIN0 to SIN2 |                                                                       | 60         | —   | ns   |         |


Notes:

- AC characteristic in CLK synchronized mode.
- $C_L$  is load capacity value of pins when testing.
- $t_{CP}$  (external operation clock cycle time) : see Clock timing.

• Internal Shift Clock Mode



### • Trigger Input Timing



#### 11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter             | Symbol               | Pin name                            | Condition | Value |     |     | Unit | Remarks |
|-----------------------|----------------------|-------------------------------------|-----------|-------|-----|-----|------|---------|
|                       |                      |                                     |           | Min   | Typ | Max |      |         |
| Output Rise/Fall time | $t_{R2}$<br>$t_{F2}$ | Port P70 to P77,<br>Port P80 to P87 | —         | 15    | 40  | 150 | ns   |         |

### • Slew Rate Output Timing



$$V_H = V_{OL2} + 0.1 \times (V_{OH2} - V_{OL2})$$

$$V_L = V_{OL2} + 0.9 \times (V_{OH2} - V_{OL2})$$

## 11.5 A/D Converter

( $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $3.0 \text{ V} \leq AV_{RH} - AV_{RL}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter                     | Symbol    | Pin name   | Value                       |                             |                             | Unit          | Remarks |
|-------------------------------|-----------|------------|-----------------------------|-----------------------------|-----------------------------|---------------|---------|
|                               |           |            | Min                         | Typ                         | Max                         |               |         |
| Resolution                    | —         | —          | —                           |                             | 10                          | bit           |         |
| Conversion error              | —         | —          | —                           | —                           | $\pm 5.0$                   | LSB           |         |
| Nonlinearity error            | —         | —          | —                           | —                           | $\pm 2.5$                   | LSB           |         |
| Differential linearity error  | —         | —          | —                           | —                           | $\pm 1.9$                   | LSB           |         |
| Zero transition voltage       | $V_{OT}$  | AN0 to AN7 | $AV_{RL} - 3.5 \text{ LSB}$ | $AV_{RL} + 0.5 \text{ LSB}$ | $AV_{RL} + 4.5 \text{ LSB}$ | V             |         |
| Full scale transition voltage | $V_{FST}$ | AN0 to AN7 | $AV_{RH} - 6.5 \text{ LSB}$ | $AV_{RH} - 1.5 \text{ LSB}$ | $AV_{RH} + 1.5 \text{ LSB}$ | V             |         |
| Conversion time               | —         | —          | —                           | $352t_{CP}$                 | —                           | ns            |         |
| Sampling time                 | —         | —          | —                           | $64t_{CP}$                  | —                           | ns            |         |
| Analog port input current     | $I_{AIN}$ | AN0 to AN7 | -10                         | —                           | 10                          | $\mu\text{A}$ |         |
| Analog input voltage range    | $V_{AIN}$ | AN0 to AN7 | $AV_{RL}$                   | —                           | $AV_{RH}$                   | V             |         |


## 11.6 A/D Converter Glossary

**Resolution:** Analog changes that are identifiable with the A/D converter

**Linearity error:** The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

**Differential linearity error:** The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

**Total error:** The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{AVRH - AVRL}{1024} \text{ [V]}$$

$$V_{OT} \text{ (Theoretical value)} = AVRL + 0.5 \text{ LSB [V]}$$

$$V_{FST} \text{ (Theoretical value)} = AVRH - 1.5 \text{ LSB [V]}$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$V_{NT}$ : Voltage at a transition of digital output from  $(N - 1)$  to  $N$

(Continued)