



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 16MHz |
| Connectivity | CANbus, EBI/EMI, SCI, Serial I/O, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 78 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | Mask ROM |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-QFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-171-er |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



| Features | MB90598G | MB90F598G | MB90V595G | | | |
|--|---|--|-----------|--|--|--|
| CAN Interface | Number of channels: 1 Conforms to CAN Specification Version 2.0 Part Automatic re-transmission in case of error Automatic transmission responding to Remote F Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit n Supports up to 1Mbps CAN bit timing setting: MB90598G/F598G:TSEG2 ≥ RSJW | rame | | | | |
| Stepping motor controller (4 channels) | Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel | | | | | |
| External interrupt circuit | Number of inputs: 8 Started by a rising edge, a falling edge, an "H" le | evel input, or an "L" level input. | | | | |
| Serial IO | Clock synchronized transmission (31.25 K/62.5 l frequ LSB first/MSB first | K/125 K/500 K/1 Mbps at syste ency of 16 MHz) | m clock | | | |
| Watchdog timer | Reset generation interval: 3.58 ms, 14.33 ms, 57 (at oscillation of 4 MHz, minimum value) | 7.23 ms, 458.75 ms | | | | |
| Flash Memory | Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics, Inc. | | | | | |
| Low-power consumption (stand-by) mode | Sleep/stop/CPU intermittent operation/watch tim | er/hardware stand-by | | | | |
| Process | | CMOS | | | | |
| Power supply voltage for operation*2 | + | +5 V±10 % | | | | |
| Package | QFP-100 | | PGA-256 | | | |


^{*1:} It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

^{*2:} Varies with conditions such as the operating frequency. (See "Electrical Characteristics.")



2. Pin Assignment






| Pin no. | Pin name | Circuit type | Function | | |
|----------|--------------------------------------|--------------|---|--|--|
| 00 | P50 | Г. | General purpose IO | | |
| 28 | SIN2 | D | SIN Input for the Serial IO | | |
| 00.100 | P51 to P54 | 1 | General purpose IO | | |
| 29 to 32 | INT4 to INT7 | D | External interrupt input for INT4 to INT7 | | |
| 20 | P55 | <u> </u> | General purpose IO | | |
| 33 | ADTG | D | Input for the external trigger of the A/D Converter | | |
| 20 to 44 | P60 to P63 | | General purpose IO | | |
| 38 to 41 | AN0 to AN3 | E | Inputs for the A/D Converter | | |
| 40 to 40 | P64 to P67 | | General purpose IO | | |
| 43 to 46 | AN4 to AN7 | E | Inputs for the A/D Converter | | |
| 47 | P56 | <u> </u> | General purpose IO | | |
| 47 | TIN0 | D | TIN input for the 16-bit Reload Timer 0 | | |
| 40 | P57 | <u> </u> | General purpose IO | | |
| 48 | TOT0 | D | TOT output for the 16-bit Reload Timer 0 | | |
| | P70 to P73 | | General purpose IO | | |
| 54 to 57 | PWM1P0 PWM1M0 PWM2P0 PWM2M0 | F | Output for Stepper Motor Controller channel 0 | | |
| | P74 to P77 | | General purpose IO | | |
| 59 to 62 | PWM1P1 PWM1M1 PWM2P1 PWM2M1 | F | Output for Stepper Motor Controller channel 1 | | |
| | P80 to P83 | | General purpose IO | | |
| 64 to 67 | PWM1P2 PWM1M2 PWM2P2 PWM2M2 | F | Output for Stepper Motor Controller channel 2 | | |
| | P84 to P87 | | General purpose IO | | |
| 69 to 72 | PWM1P3 PWM1M3 PWM2P3 PWM2M3 | F | Output for Stepper Motor Controller channel 3 | | |
| 74 | P90 | Ĺ | General purpose IO | | |
| 74 | TX | D | TX output for CAN Interface | | |
| 75 | P91 | r. | General purpose IO | | |
| 75 | RX | D | RX input for CAN Interface | | |



| Pin no. | Pin name | Circuit type | Function |
|------------|--------------|--------------|--|
| 76 | P92 | D | General purpose IO |
| 76 | INT0 | | External interrupt input for INT0 |
| 78 to 80 | P93 to P95 | D | General purpose IO |
| 78 10 80 | INT1 to INT3 | D | External interrupt input for INT1 to INT3 |
| 58, 68 | DVcc | _ | Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72) |
| 53, 63, 73 | DVss | _ | Dedicated ground pins for the high current output buffers (Pin No. 54 to 72) |
| 34 | AVcc | Power supply | Dedicated power supply pin for the A/D Converter |
| 37 | AVss | Power supply | Dedicated ground pin for the A/D Converter |
| 35 | AVRH | Power supply | Upper reference voltage input for the A/D Converter |
| 36 | AVRL | Power supply | Lower reference voltage input for the A/D Converter |
| 49, 50 | MD0 MD1 | С | Operating mode selection input pins. These pins should be connected to Vcc or Vss. |
| 51 | MD2 | Н | Operating mode selection input pin. This pin should be connected to Vcc or Vss. |
| 27 | С | _ | External capacitor pin. A capacitor of $0.1\mu\text{F}$ should be connected to this pin and Vss. |
| 23, 84 | Vcc | Power supply | Power supply pins (5.0 V). |
| 11, 42, 81 | Vss | Power supply | Ground pins (0.0 V). |

4. I/O Circuit Type





| Circuit Type | Circuit | Remarks |
|--------------|--------------------------------|--|
| D | V _{cc} P-ch N-ch N-ch | ■ CMOS output ■ CMOS Hysteresis input |
| E | P-ch N-ch Analog input HYS | ■ CMOS output ■ CMOS Hysteresis input ■ Analog input |

Document Number: 002-07700 Rev. *A



| Circuit Type | Circuit | Remarks |
|--------------|----------------------------|---|
| | V | ■ CMOS high current output |
| F | P-ch High current N-ch HYS | ■ CMOS Hysteresis input |
| | | ■ CMOS output |
| | Vcc | ■ CMOS Hysteresis input |
| G | P-ch N-ch R HYS R T TTL | ■ TTL input (MB90F598G, only in Flash mode) |
| Н | R HYS | ■ Hysteresis input Pull-down Resistor: 50 kΩ approx. (except MB90F598G) |



5. Handling Devices

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least $2 \text{ k}\Omega$ resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




(4) Power supply pins (Vcc/Vss)

In products with multiple V_{∞} or V_{ss} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{cc} and V_{ss} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pins near the device.



Document Number: 002-07700 Rev. *A



(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.


(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \mu s$ or more (0.2 V to 2.7 V).

(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance. Pay attention to the port output timing shown as follows.





| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------|---|--------------|--------------|---------------------------|-----------------------------|
| 29н to 2Ан | | Reserved | | | |
| 2Вн | Serial IO Prescaler | SCDCR | R/W | | 01111в |
| 2Сн | Serial Mode Control Register (low-order) | SMCS | R/W | | 0000в |
| 2Dн | Serial Mode Control Register (high-order) | SMCS | R/W | Serial IO | 0 0 0 0 0 0 1 Ов |
| 2Ен | Serial Data Register | SDR | R/W | | XXXXXXXX |
| 2Fн | Edge Selector | SES | R/W | | Ов |
| 30н | External Interrupt Enable Register | ENIR | R/W | | 0 0 0 0 0 0 0 0в |
| 31н | External Interrupt Request Register | EIRR | R/W | Fortament laster was unit | XXXXXXXXB |
| 32н | External Interrupt Level Register | ELVR | R/W | External Interrupt | 0 0 0 0 0 0 0 0 В |
| 33н | External Interrupt Level Register | ELVR | R/W | | 0 0 0 0 0 0 0 0 В |
| 34н | A/D Control Status Register 0 | ADCS0 | R/W | | 0 0 0 0 0 0 0 0 В |
| 35н | A/D Control Status Register 1 | ADCS1 | R/W | A/D Converter | 0 0 0 0 0 0 0 0 В |
| 36н | A/D Data Register 0 | ADCR0 | R | A/D Conventer | XXXXXXXXB |
| 37н | A/D Data Register 1 | ADCR1 | R/W | | 0 0 0 0 1 _ XX _B |
| 38н | PPG0 Operation Mode Control Register | PPGC0 | R/W | 16-bit Programmable | 0_0001в |
| 39н | PPG1 Operation Mode Control Register | PPGC1 | R/W | Pulse | 0_00001в |
| ЗАн | PPG0, 1 Output Pin Control Register | PPG01 | R/W | Generator 0/1 | 0 0 0 0 0 0B |
| 3Вн | | Reserved | İ | | |
| 3Сн | PPG2 Operation Mode Control Register | PPGC2 | R/W | 16-bit Programmable | 0_0001в |
| 3Dн | PPG3 Operation Mode Control Register | PPGC3 | R/W | Pulse | 0_00001в |
| 3Ен | PPG2, 3 Output Pin Control Register | PPG23 | R/W | Generator 2/3 | 000000в |
| 3Fн | | Reserved | | | |
| 40н | PPG4 Operation Mode Control Register | PPGC4 | R/W | 16-bit Programmable | 0_0001в |
| 41н | PPG5 Operation Mode Control Register | PPGC5 | R/W | Pulse | 0_00001в |
| 42н | PPG4, 5 Output Pin Control Register | PPG45 | R/W | Generator 4/5 | 000000в |
| 43н | | Reserved | | - | |
| 44н | PPG6 Operation Mode Control Register | PPGC6 | R/W | 16-bit Programmable | 0_0001в |
| 45н | PPG7 Operation Mode Control Register | PPGC7 | R/W | Pulse | 0_00001в |
| 46н | PPG6, 7 Output Pin Control Register | PPG67 | R/W | Generator 6/7 | 000000в |
| 47н | | Reserved | <u> </u> | 1 | |
| 48н | PPG8 Operation Mode Control Register | PPGC8 | R/W | 16-bit Programmable | 0_0001в |
| 49н | PPG9 Operation Mode Control Register | PPGC9 | R/W | Pulse | 0_00001в |
| 4Ан | PPG8, 9 Output Pin Control Register | PPG89 | R/W | Generator 8/9 | 0 0 0 0 0 0B |
| 4Вн | | Reserved | <u> </u> | l . | |



9. Can Controller

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - □ Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - □ 29-bit ID and 8-byte data
 - □ Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - □ Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

9.1 List of Control Registers

| Address | Register | Abbreviation | Access | Initial Value | |
|---------|------------------------------------|--------------|---------|--------------------|--|
| 000080н | Message buffer valid register | BVALR | R/W | 00000000 00000000 | |
| 000081н | Wessage buller valid register | DVALIX | TX/ VV | 00000000 0000000 | |
| 000082н | Transmit request register | TREQR | R/W | 00000000 00000000в | |
| 000083н | Transmit request register | INEQI | TX/ VV | 0000000 0000000 | |
| 000084н | Transmit cancel register | TCANR | W | 00000000 00000000в | |
| 000085н | Transmit cancer register | ICANK | VV | 0000000 0000000 | |
| 000086н | Transmit complete register | TCR | R/W | 00000000 00000000в | |
| 000087н | Transmit complete register | TOK | IX/VV | 00000000 00000000 | |
| 000088н | Receive complete register | RCR | R/W | 00000000 00000000 | |
| 000089н | | KOK | IX/VV | 0000000 0000000B | |
| 00008Ан | Remote request receiving register | RRTRR | R/W | 00000000 00000000 | |
| 00008Вн | Remote request receiving register | KKIKK | IN/VV | 23000000 00000000 | |
| 00008Сн | Receive overrun register | ROVRR | R/W | 0000000 00000000 | |
| 00008Dн | Receive overfull register | KOVKK | IN/VV | 0000000 0000000B | |
| 00008Ен | Receive interrupt enable register | RIER | R/W | 0000000 00000000в | |
| 00008Fн | Receive interrupt errable register | RIER | IT/VV | 00000000 00000000 | |
| 001В00н | Control atativa register | CSR | R/W, R | 00 000 0 0 1- | |
| 001В01н | Control status register | CSR | K/VV, K | 00000 00-1в | |
| 001В02н | Last event indicator register | LEIR | R/W | 000 0000- | |
| 001В03н | Last event indicator register | LEIK | R/VV | 000-0000в | |
| 001В04н | Receive/transmit error counter | RTEC | В | 0000000 0000000 | |
| 001В05н | Receive/transmit error counter | KIEC | R | 00000000 00000000В | |
| 001В06н | Dit timing register | DTD | DAM | 444444 444444 | |
| 001В07н | Bit timing register | BTR | R/W | -1111111 11111111в | |

(Continued)

Document Number: 002-07700 Rev. *A Page 23 of 51



| Address | Register | Abbreviation | Access | Initial Value | |
|--------------------|---------------------------|--------------|--------|----------------------------|--|
| 001А60н | DLC register 0 | DI CDO | DAM | VVV- | |
| 001А61н | - DLC register 0 | DLCR0 | R/W | XXXX _B | |
| 001А62н | DLC register 1 | DLCR1 | R/W | XXXX _B | |
| 001А63н | - DEC register 1 | DLCKT | R/VV | \ \\\\ | |
| 001А64н | DLC register 2 | DLCR2 | R/W | ХХХХв | |
| 001А65н | DEG Tegister 2 | DEGINZ | 1077 | 70000 | |
| 001А66н | - DLC register 3 | DLCR3 | R/W | XXXX _B | |
| 001А67н | DEC register o | BEONO | 1077 | 70000 | |
| 001А68н | - DLC register 4 | DLCR4 | R/W | XXXX _B | |
| 001А69н | 220 Tog.ioto. 1 | 5251(1 | 1011 | 7000 | |
| 001А6Ан | - DLC register 5 | DLCR5 | R/W | XXXX _B | |
| 001А6Вн | 220 reg.etc. 0 | 320.10 | | | |
| 001А6Сн | - DLC register 6 | DLCR6 | R/W | XXXX _B | |
| 001А6Dн | 220 reg.etc. 0 | 320.10 | | | |
| 001А6Ен | - DLC register 7 | DLCR7 | R/W | XXXX _B | |
| 001А6Fн | | | .,,,, | | |
| 001А70н | DLC register 8 | DLCR8 | R/W | XXXX | |
| 001А71н | ŭ | | | | |
| 001А72н | DLC register 9 | DLCR9 | R/W | XXXX _B | |
| 001А73н | | | | | |
| 001А74н | DLC register 10 | DLCR10 | R/W | XXXX _B | |
| 001А75н | - | | | | |
| 001А76н | DLC register 11 | DLCR11 | R/W | XXXX _B | |
| 001А77н | | | | | |
| 001А78н | DLC register 12 | DLCR12 | R/W | XXXX _B | |
| 001А79н | | | | | |
| 001А7Ан | DLC register 13 | DLCR13 | R/W | XXXX _B | |
| 001A7Вн | | | | | |
| 001A7CH | DLC register 14 | DLCR14 | R/W | XXXX _B | |
| 001A7DH | | | | | |
| 001A7Eн | DLC register 15 | DLCR15 | R/W | XXXX _B | |
| 001A7Fн 001A80н | | | | | |
| to | Data register 0 (8 bytes) | DTR0 | R/W | XXXXXXX _B to | |
| 001А87н | | | | XXXXXXXXB | |



| Address | Register | Abbreviation | Access | Initial Value |
|--------------------------|----------------------------|--------------|--------|---|
| 001A88н to 001A8Fн | Data register 1 (8 bytes) | DTR1 | R/W | XXXXXXXB to XXXXXXXXB |
| 001A90н to 001A97н | Data register 2 (8 bytes) | DTR2 | R/W | XXXXXXXB to XXXXXXXXB |
| 001А98н to 001А9Fн | Data register 3 (8 bytes) | DTR3 | R/W | XXXXXXX _B to XXXXXXXX _B |
| 001AA0н to 001AA7н | Data register 4 (8 bytes) | DTR4 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AA8н to 001AAFн | Data register 5 (8 bytes) | DTR5 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AB0н to 001AB7н | Data register 6 (8 bytes) | DTR6 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AB8н to 001ABFн | Data register 7 (8 bytes) | DTR7 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AC0н to 001AC7н | Data register 8 (8 bytes) | DTR8 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AC8н to 001ACFн | Data register 9 (8 bytes) | DTR9 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AD0н to 001AD7н | Data register 10 (8 bytes) | DTR10 | R/W | XXXXXXX _B to XXXXXXXX _B |
| 001AD8н to 001ADFн | Data register 11 (8 bytes) | DTR11 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AE0н to 001AE7н | Data register 12 (8 bytes) | DTR12 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AE8н to 001AEFн | Data register 13 (8 bytes) | DTR13 | R/W | XXXXXXX _B to XXXXXXXX _B |
| 001AF0н to 001AF7н | Data register 14 (8 bytes) | DTR14 | R/W | XXXXXXX _B to XXXXXXXX _B |
| 001AF8н to 001AFFн | Data register 15 (8 bytes) | DTR15 | R/W | XXXXXXX _B to XXXXXXXX _B |





Notes:

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
- At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.


Document Number: 002-07700 Rev. *A Page 30 of 51







AC characteristics are set to the measured reference voltage values below.







| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|--|---------------|-------------------------------|--|-------|-----|-------|-----------|
| Farameter | Symbol | Pili lialile | Condition | Min | Max | Offic | Keiliaiks |
| Serial clock "H" pulse width | t shsl | SCK0 to SCK2 | | 4 tcp | _ | ns | |
| Serial clock "L" pulse width | t slsh | SCK0 to SCK2 | | 4 tcp | _ | ns | |
| $SCK \downarrow \; \Rightarrow SOT$ delay time | tsLov | SCK0 to SCK2, SOT0 to SOT2 | External clock operation output pins are C _L = 80 | | 150 | ns | |
| Valid SIN ⇒ SCK ↑ | tıvsн | SCK0 to SCK2, SIN0 to SIN2 | pF + 1 TTL. | 60 | _ | ns | |
| SCK↑ ⇒ Valid SIN hold time | t shix | SCK0 to SCK2, SIN0 to SIN2 | | 60 | _ | ns | |

Notes:

- AC characteristic in CLK synchronized mode.
- C_L is load capacity value of pins when testing.
- tcp (external operation clock cycle time) : see Clock timing.








11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)

 $(V_{CC} = 5.0 \text{ V} \pm 10 \text{ %, Vss} = \text{AVss} = 0.0 \text{ V, T}_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

| Parameter | Symbol Pin name | Pin name | Condition | Value | | Unit | Remarks | |
|-----------------------|-----------------|-------------------------------------|-----------|-------|-----|------|---------|--|
| | | Condition | Min | Тур | Max | Onne | Remarks | |
| Output Rise/Fall time | t _{R2} | Port P70 to P77, Port P80 to P87 | _ | 15 | 40 | 150 | ns | |



11.5 A/D Converter

(Vcc = AVcc = 5.0 V±10%, Vss = AVss = 0.0 V,3.0 V \leq AVRH - AVRL, T_A = -40 $^{\circ}$ C to +85 $^{\circ}$ C)

| Parameter | Sym- bol | Pin name | Value | | | Unit | Remarks |
|-------------------------------|------------------|------------|-------------------|-------------------|-------------------|------|---------|
| Parameter | | | Min | Тур | Max | Unit | Remarks |
| Resolution | _ | _ | _ | | 10 | bit | |
| Conversion error | _ | _ | _ | _ | ±5.0 | LSB | |
| Nonlinearity error | _ | _ | _ | _ | ±2.5 | LSB | |
| Differential linearity error | _ | _ | _ | _ | ±1.9 | LSB | |
| Zero transition voltage | Vот | AN0 to AN7 | AVRL — 3.5 LSB | AVRL + 0.5 LSB | AVRL + 4.5 LSB | V | |
| Full scale transition voltage | V _{FST} | AN0 to AN7 | AVRH – 6.5 LSB | AVRH — 1.5 LSB | AVRH + 1.5 LSB | V | |
| Conversion time | _ | _ | _ | 352tcp | _ | ns | |
| Sampling time | _ | _ | _ | 64tcp | _ | ns | |
| Analog port input current | Iain | AN0 to AN7 | -10 | _ | 10 | μА | |
| Analog input voltage range | VAIN | AN0 to AN7 | AVRL | _ | AVRH | V | |



| Parameter | Sym- bol | Pin name | Value | | | | Remarks |
|-------------------------------|-------------|------------|------------|-----|------------|------|-------------------------|
| Parameter | | | Min | Тур | Max | Unit | Remarks |
| Poforonco voltago rango | _ | AVRH | AVRL + 3.0 | _ | AVcc | V | |
| Reference voltage range | _ | AVRL | 0 | _ | AVRH - 3.0 | V | |
| Power supply current | lΑ | AVcc | _ | 5 | _ | mA | |
| Fower supply current | Іан | AVcc | _ | _ | 5 | μΑ | * |
| | lr | AVRH | _ | 400 | 600 | μΑ | MB90V595G, MB90F598G |
| Reference voltage current | | | _ | 140 | 600 | μΑ | MB90598G |
| | lкн | AVRH | | _ | 5 | μΑ | * |
| Offset between input channels | _ | AN0 to AN7 | _ | _ | 4 | LSB | |

^{*:} When not operating A/D converter, this is the current (Vcc = AVcc = AVRH = 5.0 V) when the CPU is stopped.




11.6 A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.







13. Ordering Information

| Part number | Package | Remarks |
|---------------------------|---------------------------------------|----------------|
| MB90598GPF MB90F598GPF | 100-pin Plastic QFP (FPT-100P-M06) | |
| MB90V595GCR | 256-pin Ceramic PGA (PGA-256C-A01) | For evaluation |

14. Package Dimensions







15. Major Changes

Spansion Publication Number: DS07-13705-7E

| Section | Change Results |
|--|--|
| _ | Deleted the old products, MB90598, MB90F598, and MB90V595. |
| _ | Changed the series name; MB90595/595G series ? MB90595G series |
| _ | Changed the following erroneous name. I/O timer → 16-bit Free-run Timer |
| PRODUCT LINEUP | One of Standby mode name is changed. Clock mode → Watch mode |
| I/O CIRCUIT TYPE | Changed Pull-down resistor value of circuit type H. |
| ELECTRICAL CHARACTERISTICS AC Characteristics | Add the "External clock input" and "Flash Read cycle time" in (1) Clock Timing |
| | Figure in (2) Reset and Hardware Standby Input RST/HST input level of "In Stop Mode" is changed. 0.6 Vcc 0.2 Vcc |
| ELECTRICAL CHARACTERISTICS 5. A/D Converter | Changed the items of "Zero transition voltage" and "Full scale transition voltage". |

NOTE: Please see "Document History" about later revised information.

Document History

| Document Title: MB90598G/F598G/V595G F ² MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller Document Number: 002-07700 | | | | | | |
|--|---------|--------------------|--------------------|--|--|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | | |
| ** | _ | AKIH | 09/26/2008 | Migrated to Cypress and assigned document number 002-07700. No change to document contents or format. | | |
| *A | 5537128 | AKIH | 11/30/2016 | Updated to Cypress template | | |

Document Number: 002-07700 Rev. *A Page 50 of 51