



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-196-ine1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features	MB90598G	MB90F598G	MB90V595G					
CAN Interface	Automatic re-transmission in case of error Automatic transmission responding to Remote F Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering:	onforms to CAN Specification Version 2.0 Part A and B utomatic re-transmission in case of error utomatic transmission responding to Remote Frame rioritized 16 message buffers for data and ID's upports multiple messages lexible configuration of acceptance filtering: ull bit compare / Full bit mask / Two partial bit masks upports up to 1Mbps AN bit timing setting:						
Stepping motor controller (4 channels)	Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel	ur high current outputs for each channel nchronized two 8-bit PWM's for each channel						
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" le	umber of inputs: 8 tarted by a rising edge, a falling edge, an "H" level input, or an "L" level input.						
Serial IO		Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock frequency of 16 MHz) LSB first/MSB first						
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57 (at oscillation of 4 MHz, minimum value)	7.23 ms, 458.75 ms						
Flash Memory	Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to poir Memory Boot block configuration Erase can be performed on each block	Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage						
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by							
Process	CMOS							
Power supply voltage for operation*2	+5 V±10 %							
Package	QFP-100		PGA-256					


^{*1:} It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

^{*2:} Varies with conditions such as the operating frequency. (See "Electrical Characteristics.")



2. Pin Assignment






3. Pin Description

Pin no.	Pin name	Circuit type	Function				
82	X0						
83	X1	А	Oscillator pin				
77	RST	В	Reset input				
52	HST	С	Hardware standby input				
05 to 00	P00 to P03	0	General purpose IO				
85 to 88	IN0 to IN3	G	Inputs for the Input Captures				
89 to 92	P04 to P07	0	General purpose IO				
89 10 92	OUT0 to OUT3	G	Outputs for the Output Compares.				
00 to 00	P10 to P15	5	General purpose IO				
93 to 98	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators				
00	P16	5	General purpose IO				
99	TIN1	D	TIN input for the 16-bit Reload Timer 1				
400	P17	5	General purpose IO				
100	TOT1	D	TOT output for the 16-bit Reload Timer 1				
1 to 8	P20 to P27	G	General purpose IO				
9 to 10	P30 to P31	G	General purpose IO				
12 to 16	P32 to P36	G	General purpose IO				
17	P37	D	General purpose IO				
40	P40	0	General purpose IO				
18	SOT0	G	SOT output for UART 0				
40	P41	0	General purpose IO				
19	SCK0	G	SCK input/output for UART 0				
200	P42	0	General purpose IO				
20	SIN0	G	SIN input for UART 0				
04	P43	0	General purpose IO				
21	SIN1	G	SIN input for UART 1				
00	P44	0	General purpose IO				
22	SCK1	G	SCK input/output for UART 1				
24	P45		General purpose IO				
24	SOT1	G	SOT output for UART 1				
O.F.	P46		General purpose IO				
25	SOT2	G	SOT output for the Serial IO				
oe.	P47		General purpose IO				
26	SCK2	G	SCK input/output for the Serial IO				



Pin no.	Pin name	Circuit type	Function			
00	P50	Г.	General purpose IO			
28	SIN2	D	SIN Input for the Serial IO			
00.100	P51 to P54	1	General purpose IO			
29 to 32	INT4 to INT7	D	External interrupt input for INT4 to INT7			
20	P55	<u> </u>	General purpose IO			
33	ADTG	D	Input for the external trigger of the A/D Converter			
20 to 44	P60 to P63		General purpose IO			
38 to 41	AN0 to AN3	E	Inputs for the A/D Converter			
40 to 40	P64 to P67		General purpose IO			
43 to 46	AN4 to AN7	E	Inputs for the A/D Converter			
47	P56	<u> </u>	General purpose IO			
47	TIN0	D	TIN input for the 16-bit Reload Timer 0			
40	P57	<u> </u>	General purpose IO			
48	TOT0	D	TOT output for the 16-bit Reload Timer 0			
	P70 to P73		General purpose IO			
54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	F	Output for Stepper Motor Controller channel 0			
	P74 to P77		General purpose IO			
59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	F	Output for Stepper Motor Controller channel 1			
	P80 to P83		General purpose IO			
64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	F	Output for Stepper Motor Controller channel 2			
	P84 to P87		General purpose IO			
69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	F	Output for Stepper Motor Controller channel 3			
74	P90	Ĺ	General purpose IO			
74	TX	D	TX output for CAN Interface			
75	P91	r.	General purpose IO			
75	RX	D	RX input for CAN Interface			





(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00_H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(14) Using REALOS

The use of El²OS is not possible with the REALOS real time operating system.

(15) Caution on Operations during PLL Clock Mode


If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.



7. Memory Space

The memory space of the MB90595G Series is shown below

Figure 1. Memory space map



Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFFH.

Document Number: 002-07700 Rev. *A



Address	Register	Abbreviation	Access	Peripheral	Initial value		
29н to 2Ан		Reserved					
2Вн	Serial IO Prescaler	SCDCR	R/W		01111в		
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0000в		
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial IO	0 0 0 0 0 0 1 Ов		
2Ен	Serial Data Register	SDR	R/W		XXXXXXXX		
2Fн	Edge Selector	SES	R/W		Ов		
30н	External Interrupt Enable Register	ENIR	R/W		0 0 0 0 0 0 0 0в		
31н	External Interrupt Request Register	EIRR	R/W	Fortament laster was unit	XXXXXXXXB		
32н	External Interrupt Level Register	ELVR	R/W	External Interrupt	0 0 0 0 0 0 0 0 В		
33н	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 0 В		
34н	A/D Control Status Register 0	ADCS0	R/W		0 0 0 0 0 0 0 0 В		
35н	A/D Control Status Register 1	ADCS1	R/W	A/D Converter	0 0 0 0 0 0 0 0 В		
36н	A/D Data Register 0	ADCR0	R	A/D Conventer	XXXXXXXXB		
37н	A/D Data Register 1	ADCR1	R/W		0 0 0 0 1 _ XX _B		
38н	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Programmable	0_0001в		
39н	PPG1 Operation Mode Control Register	PPGC1	R/W	Pulse	0_00001в		
ЗАн	PPG0, 1 Output Pin Control Register	PPG01	R/W	Generator 0/1	0 0 0 0 0 0B		
3Вн		Reserved	İ				
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Programmable	0_0001в		
3Dн	PPG3 Operation Mode Control Register	PPGC3	R/W	Pulse	0_00001в		
3Ен	PPG2, 3 Output Pin Control Register	PPG23	R/W	Generator 2/3	000000в		
3Fн		Reserved					
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Programmable	0_0001в		
41н	PPG5 Operation Mode Control Register	PPGC5	R/W	Pulse	0_00001в		
42н	PPG4, 5 Output Pin Control Register	PPG45	R/W	Generator 4/5	000000в		
43н		Reserved		-			
44н	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Programmable	0_0001в		
45н	PPG7 Operation Mode Control Register	PPGC7	R/W	Pulse	0_00001в		
46н	PPG6, 7 Output Pin Control Register	PPG67	R/W	Generator 6/7	000000в		
47н		Reserved					
48н	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Programmable	0_0001в		
49н	PPG9 Operation Mode Control Register	PPGC9	R/W	Pulse	0_00001в		
4Ан	PPG8, 9 Output Pin Control Register	PPG89	R/W	Generator 8/9	0 0 0 0 0 0B		
4Вн		Reserved	<u> </u> 	l .			



Address	Register	Abbreviation	Access	Peripheral	Initial value		
4Сн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit	0_0001в		
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Programmable Pulse	0_00001в		
4Ен	PPGA, B Output Pin Control Register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0B		
4Fн		Reserved	l .	l			
50н	Timer Control Status Register 0	TMCSR0	R/W		0 0 0 0 0 0 0 0в		
51н	Timer Control Status Register 0	TMCSR0	R/W	16-bit	0000в		
52н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W	Reload Timer 0	XXXXXXXXB		
53н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXXX		
54н	Timer Control Status Register 1	TMCSR1	R/W		0 0 0 0 0 0 0 0 _B		
55н	Timer Control Status Register 1	TMCSR1	R/W	16-bit	0000 _B		
56н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W	Reload Timer 1	XXXXXXXXB		
57н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXXXB		
58н	Output Compare Control Status Register 0	OCS0	R/W	Output	0 0 0 0 0 0 _B		
59н	Output Compare Control Status Register 1	OCS1	R/W	Compare 0/1	00000в		
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output	0 0 0 0 0 Ов		
5Вн	Output Compare Control Status Register 3	OCS3	R/W	Compare 2/3	00000 _B		
5Сн	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 _B		
5Dн	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 В		
5Ен	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 Ов		
5 Fн		Reserved	•				
60н	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0в		
61н		Reserved					
62н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0в		
63н							
64н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 0в		
65н		Reserved					
66н	Timer Data Register (low-order)	(low-order) TCDT R/W		0 0 0 0 0 0 0 0 В			
67н	Timer Data Register (high-order)	TCDT	R/W	16-bit Free-run Timer	0 0 0 0 0 0 0 0 В		
68н	Timer Control Status Register	TCCS	R/W		0 0 0 0 0 0 0 0 В		
69н to 6Eн		Reserved					



Address	Register	Abbreviation	Access	Peripheral	Initial value
6 Fн	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	1в
70н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXX
71н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor	XXXXXXXX
72н	PWM1 Select Register 0	PWS10	R/W	Controller 0	0 0 0 0 0 0 _B
73н	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 0 _B
74н	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXX
75н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor	XXXXXXXX
76н	PWM1 Select Register 1	PWS11	R/W	Controller 1	0 0 0 0 0 0 _B
77н	PWM2 Select Register 1	PWS21	R/W		_ 0 0 0 0 0 0 0 0в
78н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXX
79н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor	XXXXXXXX
7Ан	PWM1 Select Register 2	PWS12	R/W	Controller 2	0 0 0 0 0 0 _B
7Вн	PWM2 Select Register 2	PWS22	R/W		_ 0 0 0 0 0 0 0
7Сн	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXX
7Dн	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor	XXXXXXXX
7Ен	PWM1 Select Register 3	PWS13	R/W	Controller 3	000000
7 Fн	PWM2 Select Register 3	PWS23	R/W		_ 0 0 0 0 0 0 0
80н to 8Fн	CAN Controll	er. Refer to section	about CAN	Controller	
90н to 9Dн		Reserved			
9Ен	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0
9Fн	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	0i
А0н	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 O
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 Oı
А2н to А7н		Reserved	l .		
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	100100i
ААн to ADн		Reserved	ı		
АЕн	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	000X0000
АҒн		Reserved			




Address	Register Abbreviation		Access	Initial Value	
001В08н	- IDE register	IDER	R/W	XXXXXXX XXXXXXXX	
001В09н	TDE register	IDEN	TX/VV	XXXXXXXX XXXXXXXX	
001В0Ан	Transmit RTR register	TRTRR	R/W	0000000 00000000	
001В0Вн	Transmit ix rix register	TIVITAL	TX/VV	0000000 0000000в	
001В0Сн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXX XXXXXXX	
001В0Dн	Tremote frame receive waiting register	IXI VVIIX	TX/VV	XXXXXXXX XXXXXXXX	
001В0Ен	Transmit interrupt enable register	TIER	R/W	00000000 00000000В	
001В0Гн	Transmit interrupt enable register	HEK	IX/VV	OUUUUUU UUUUUUUB	
001В10н		AMSR		XXXXXXX XXXXXXXX	
001В11н	Acceptance mask select register		R/W	77000000 700000000	
001В12н	Acceptance mask select register		IX/VV	XXXXXXX XXXXXXXX	
001В13н				ANNANA ANNANAB	
001В14н				XXXXXXX XXXXXXXX	
001В15н	Acceptance mask register 0	AMR0	R/W	**************************************	
001В16н	Acceptance mask register 0	AIVIRU	K/VV	XXXXX XXXXXXXXB	
001В17н				**************************************	
001В18н				XXXXXXX XXXXXXX	
001В19н	Acceptance mask register 1	AMR1	R/W	AAAAAAA AAAAAAAA	
001В1Ан	Acceptance mask register 1	AIVIK I	IK/VV	VVVVV VVVVVVV	
001В1Вн				XXXXX XXXXXXXXB	

9.2 List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value	
001A00н to 001A1Fн	General-purpose RAM		R/W	XXXXXXXB to XXXXXXXXB	
001А20н				XXXXXXX XXXXXXXB	
001А21н	ID register 0	IDR0	R/W	^^^^^^	
001А22н	Tib Tegister 0	IDKO	IX/VV	XXXXX XXXXXXXXB	
001А23н					
001А24н				XXXXXXX XXXXXXXB	
001А25н	ID register 1	IDR1	R/W	**************************************	
001А26н	To register 1	IDKT	IX/VV	XXXXX XXXXXXXX _B	
001А27н				XXXX XXXXXXXB	
001А28н				XXXXXXX XXXXXXXB	
001А29н	ID register 2	IDR2	R/W	AAAAAAAAAAAAAAA	
001А2Ан	To register 2	IDNZ	17/ //	XXXXX XXXXXXXX _B	
001А2Вн				VVVVV VVVVVVV	



- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :



Note: : Average output current = operating current × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07700 Rev. *A Page 32 of 51



11.2 Recommended Conditions

(Vss = AVss = 0.0 V)


,	, Malian							
Parameter	Symbol	Value		Unit	Remarks			
raiametei	Symbol	Min	Тур	Max	Oiiit	Kemarks		
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation		
Fower supply voltage	AVcc	3.0	_	5.5	V	Maintains RAM data in stop mode		
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*		
Operating temperature	TA	-40	_	+85	°C			

^{*:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.




11.3 DC Characteristics

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 ^{\circ}C to +85 ^{\circ}C)$


Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Symbol	riii name	Condition	Min	Тур Мах		Offic	Remarks
Input H voltage	VIHS	CMOS hysteresis input pin		0.8 Vcc	_	Vcc+0.3	V	
	V _{IHM}	MD input pin	_	Vcc - 0.3	_	Vcc +0.3	V	
Input L voltage	VILS	CMOS hysteresis input pin		Vss - 0.3	_	0.2 Vcc	V	
	VILM	MD input pin		Vss - 0.3	_	Vss +0.3	٧	
Output H	V _{OH1}	Output pins except P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH1} = -4.0 \text{ mA}$	Vcc - 0.5	_		٧	
voltage	V _{OH2}	P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH2} = -30.0 \text{ mA}$	Vcc - 0.5	_		٧	
Output L	V _{OL1}	Output pins except P70 to P87	$Vcc = 4.5 \text{ V},$ $Io_{L1} = 4.0 \text{ mA}$	_	_	0.4	V	
voltage	V _{OL2}	P70 to P87	Vcc = 4.5 V, IoL2 = 30.0 mA	_	_	0.5	V	




■ Example of Oscillation circuit










AC characteristics are set to the measured reference voltage values below.






11.4.3 Power On Reset

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks	
raiailletei	Symbol Fill hame Condition Min Max		itellal ka					
Power on rise time	t _R	Vcc		0.05	30	ms	*	
Power off time	toff	Vcc	_	50	_	ms	Due to repetitive operation	

^{*:} Vcc must be kept lower than 0.2 V before power-on.

Notes:

- The above values are used for creating a power-on reset.
- Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn on the power supply using the above values.



11.4.4 UARTO/1, Serial I/O Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 ^{\circ}C to +85 ^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter	Syllibol	Fili lialile	Condition	Min	Max	Oilit	iveillai ks
Serial clock cycle time	tscyc	SCK0 to SCK2		8 tcp	_	ns	
$SCK \downarrow \ \Rightarrow SOT$ delay time	tsLov	SCK0 to SCK2, SOT0 to SOT2	Internal clock operation	-80	80	ns	
Valid SIN ⇒ SCK ↑	tıvsн	SCK0 to SCK2, SIN0 to SIN2	output pins are C _L = 80 pF + 1 TTL.	100	_	ns	
SCK ↑ ⇒ Valid SIN hold time	t shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	


Document Number: 002-07700 Rev. *A Page 39 of 51




Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter	Symbol	Pili lialile	Condition	Min	Max	Offic	Remarks
Serial clock "H" pulse width	tshsl	SCK0 to SCK2		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK2		4 tcp	_	ns	
$SCK \downarrow \; \Rightarrow SOT$ delay time	tsLov	SCK0 to SCK2, SOT0 to SOT2			150	ns	
Valid SIN ⇒ SCK ↑	tıvsн	SCK0 to SCK2, SIN0 to SIN2	pF + 1 TTL.	60	_	ns	
SCK↑ ⇒ Valid SIN hold time	t shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Notes:

- AC characteristic in CLK synchronized mode.
- C_L is load capacity value of pins when testing.
- tcp (external operation clock cycle time) : see Clock timing.








11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)

 $(V_{CC} = 5.0 \text{ V} \pm 10 \text{ %, Vss} = \text{AVss} = 0.0 \text{ V, T}_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition		Value	Unit	Remarks	
Faranietei	Symbol	riii iiaiiie	Condition	Min	Тур	Max	Oilit	iveillai ka
Output Rise/Fall time	t _{R2}	Port P70 to P77, Port P80 to P87	_	15	40	150	ns	



11.5 A/D Converter

(Vcc = AVcc = 5.0 V±10%, Vss = AVss = 0.0 V,3.0 V \leq AVRH - AVRL, T_A = -40 $^{\circ}$ C to +85 $^{\circ}$ C)

Parameter	Sym-	Pin name		Unit	Remarks		
raiailletei	bol		Min	Тур	Max	Onn	Remarks
Resolution	_	_	_		10	bit	
Conversion error	_	_	_	_	±5.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL — 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	
Full scale transition voltage	V _{FST}	AN0 to AN7	AVRH — 6.5 LSB	AVRH — 1.5 LSB	AVRH + 1.5 LSB	V	
Conversion time	_	_	_	352tcp	_	ns	
Sampling time	_	_	_	64tcp	_	ns	
Analog port input current	Iain	AN0 to AN7	-10	_	10	μА	
Analog input voltage range	VAIN	AN0 to AN7	AVRL	_	AVRH	V	




11.6 A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.






12. Example Characteristics


■ H" Level Output Voltage





■ L" Level Input Voltage



■ H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)









Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB** Controllers cypress.com/usb Wireless/RF cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07700 Rev. *A Revised November 30, 2016 Page 51 of 51