

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-g-196e1



3. Pin Description

Pin no.	Pin name	Circuit type	Function			
82	X0					
83	X1	А	Oscillator pin			
77	RST	В	Reset input			
52	HST	С	Hardware standby input			
05 to 00	P00 to P03	0	General purpose IO			
85 to 88	IN0 to IN3	G	Inputs for the Input Captures			
00 to 00	P04 to P07	0	General purpose IO			
89 to 92 OUT0 to OUT3		G	Outputs for the Output Compares.			
00 to 00	P10 to P15	5	General purpose IO			
93 to 98	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators			
00	P16	5	General purpose IO			
99	TIN1	D	TIN input for the 16-bit Reload Timer 1			
400	P17	5	General purpose IO			
100	TOT1	D	TOT output for the 16-bit Reload Timer 1			
1 to 8	P20 to P27	G	General purpose IO			
9 to 10	P30 to P31	G	General purpose IO			
12 to 16	P32 to P36	G	General purpose IO			
17	P37	D	General purpose IO			
40	P40	0	General purpose IO			
18	SOT0	G	SOT output for UART 0			
40	P41	0	General purpose IO			
19	SCK0	G	SCK input/output for UART 0			
200	P42	0	General purpose IO			
20	SIN0	G	SIN input for UART 0			
04	P43	0	General purpose IO			
21	SIN1	G	SIN input for UART 1			
00	P44	0	General purpose IO			
22 SCK1 G		G	SCK input/output for UART 1			
P45			General purpose IO			
24 SOT1 G		G	SOT output for UART 1			
25 P46 SOT2			General purpose IO			
		G	SOT output for the Serial IO			
26	P47		General purpose IO			
26	SCK2	G	SCK input/output for the Serial IO			



Pin no.	Pin name	Circuit type	Function	
00	P50	Г.	General purpose IO	
28	SIN2	D	SIN Input for the Serial IO	
P51 to P54		1	General purpose IO	
29 to 32	INT4 to INT7	D	External interrupt input for INT4 to INT7	
20	P55	<u> </u>	General purpose IO	
33	ADTG	D	Input for the external trigger of the A/D Converter	
20 to 44	P60 to P63		General purpose IO	
38 to 41	AN0 to AN3	E	Inputs for the A/D Converter	
40 to 40	P64 to P67		General purpose IO	
43 to 46	AN4 to AN7	E	Inputs for the A/D Converter	
47	P56	<u> </u>	General purpose IO	
47	TIN0	D	TIN input for the 16-bit Reload Timer 0	
40	P57	<u> </u>	General purpose IO	
48	TOT0	D	TOT output for the 16-bit Reload Timer 0	
	P70 to P73		General purpose IO	
54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	F	Output for Stepper Motor Controller channel 0	
	P74 to P77		General purpose IO	
59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	F	Output for Stepper Motor Controller channel 1	
	P80 to P83		General purpose IO	
64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	F	Output for Stepper Motor Controller channel 2	
	P84 to P87		General purpose IO	
69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	F	Output for Stepper Motor Controller channel 3	
74	P90	Ĺ	General purpose IO	
74	TX	D	TX output for CAN Interface	
75	P91	r.	General purpose IO	
75	RX	D	RX input for CAN Interface	



Circuit Type	Circuit	Remarks
	V	■ CMOS high current output
F	P-ch High current N-ch HYS	■ CMOS Hysteresis input
		■ CMOS output
	Vcc	■ CMOS Hysteresis input
G	P-ch N-ch R HYS R T TTL	■ TTL input (MB90F598G, only in Flash mode)
Н	R HYS	■ Hysteresis input Pull-down Resistor: 50 kΩ approx. (except MB90F598G)



(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.


(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \mu s$ or more (0.2 V to 2.7 V).


(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance. Pay attention to the port output timing shown as follows.







(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00_H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(14) Using REALOS

The use of El²OS is not possible with the REALOS real time operating system.

(15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.



8. I/O Map

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	ed		•
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0в
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0в
14н	Port 4 Direction Register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0в
15н	Port 5 Direction Register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0в
16н	Port 6 Direction Register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0в
17н	Port 7 Direction Register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0в
18н	Port 8 Direction Register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0в
19н	Port 9 Direction Register	DDR9	R/W	Port 9	000000
1Ан		Reserv	ed		
1Вн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	11111111
1Сн to 1Fн		Reserv	ed		
20н	Serial Mode Control Register 0	UMC0	R/W		0 0 0 0 0 1 0 0в
21н	Serial status Register 0	USR0	R/W	UART0	0 0 0 1 0 0 0 0в
22н	Serial Input/Output Data Register 0	UIDR0/UODR0	R/W	UARTO	XXXXXXXXB
23н	Rate and Data Register 0	URD0	R/W		0 0 0 0 0 0 0 X _B
24н	Serial Mode Register 1	SMR1	R/W		0 0 0 0 0 0 0 0в
25н	Serial Control Register 1	SCR1	R/W		0 0 0 0 0 1 0 0в
26н	Serial Input/Output Data Register 1	SIDR1/SODR1	R/W	UART1	XXXXXXXXB
27н	Serial Status Register 1	SSR1	R/W		0 0 0 0 1 _ 0 Ов
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в



Address	Register	Abbreviation	Access	Peripheral	Initial value
29н to 2Ан		Reserved			
2Вн	Serial IO Prescaler	SCDCR	R/W		01111в
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0000в
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial IO	0 0 0 0 0 0 1 Ов
2Ен	Serial Data Register	SDR	R/W		XXXXXXXX
2Fн	Edge Selector	SES	R/W		Ов
30н	External Interrupt Enable Register	ENIR	R/W		0 0 0 0 0 0 0 0в
31н	External Interrupt Request Register	EIRR	R/W	Fortament laster was unit	XXXXXXXXB
32н	External Interrupt Level Register	ELVR	R/W	External Interrupt	0 0 0 0 0 0 0 0 В
33н	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 0 В
34н	A/D Control Status Register 0	ADCS0	R/W		0 0 0 0 0 0 0 0 В
35н	A/D Control Status Register 1	ADCS1	R/W	A/D Converter	0 0 0 0 0 0 0 0 В
36н	A/D Data Register 0	ADCR0	R	A/D Conventer	XXXXXXXXB
37н	A/D Data Register 1	ADCR1	R/W		0 0 0 0 1 _ XX _B
38н	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0_0001в
39н	PPG1 Operation Mode Control Register	PPGC1	R/W		0_00001в
ЗАн	PPG0, 1 Output Pin Control Register	PPG01	R/W		0 0 0 0 0 0B
3Вн		Reserved	İ		
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Programmable	0_0001в
3Dн	PPG3 Operation Mode Control Register	PPGC3	R/W	Pulse	0_00001в
3Ен	PPG2, 3 Output Pin Control Register	PPG23	R/W	Generator 2/3	000000в
3Fн		Reserved			
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Programmable	0_0001в
41н	PPG5 Operation Mode Control Register	PPGC5	R/W	Pulse	0_00001в
42н	PPG4, 5 Output Pin Control Register	PPG45	R/W	Generator 4/5	000000в
43н		Reserved		-	
44н	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Programmable	0_0001в
45н	PPG7 Operation Mode Control Register	PPGC7	R/W	Pulse	0_00001в
46н	PPG6, 7 Output Pin Control Register	PPG67	R/W	Generator 6/7	000000в
47н		Reserved	<u> </u>	1	
48н	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Programmable	0_0001в
49н	PPG9 Operation Mode Control Register	PPGC9	R/W	Pulse	0_00001в
4Ан	PPG8, 9 Output Pin Control Register	PPG89	R/W	Generator 8/9	0 0 0 0 0 0B
4Вн		Reserved	<u> </u> 	l .	



Address	Register	Abbreviation	Access	Peripheral	Initial value		
4Сн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit	0_0001в		
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Programmable Pulse	0_00001в		
4Ен	PPGA, B Output Pin Control Register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0B		
4Fн		Reserved					
50н	Timer Control Status Register 0	TMCSR0	R/W		0 0 0 0 0 0 0 0в		
51н	Timer Control Status Register 0	TMCSR0	R/W	16-bit	0000в		
52н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W	Reload Timer 0	XXXXXXXXB		
53н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXXX		
54н	Timer Control Status Register 1	TMCSR1	R/W		0 0 0 0 0 0 0 0 _B		
55н	Timer Control Status Register 1	TMCSR1	R/W	Reload Timer 1	0000 _B		
56н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXXXB		
57н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXXXB		
58н	Output Compare Control Status Register 0	OCS0	R/W	Output	0 0 0 0 0 0 _B		
59н	Output Compare Control Status Register 1	OCS1	R/W	Compare 0/1	00000в		
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output	0 0 0 0 0 Ов		
5Вн	Output Compare Control Status Register 3	OCS3	R/W	Compare 2/3	00000 _B		
5Сн	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 _B		
5Dн	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 В		
5Ен	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 Ов		
5 Fн		Reserved	•				
60н	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0в		
61н		Reserved					
62н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0в		
63н		Reserved	ı				
64н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 0в		
65н		Reserved		<u>'</u>			
66н	Timer Data Register (low-order)	TCDT	R/W		0 0 0 0 0 0 0 0 В		
67н	Timer Data Register (high-order)	TCDT	R/W	16-bit Free-run Timer	0 0 0 0 0 0 0 0 _B		
68н	Timer Control Status Register	TCCS	R/W		0 0 0 0 0 0 0 0 _B		
69н to 6Eн		Reserved					



Address	Register	Abbreviation	Access	Initial Value	
001В08н	- IDE register	IDER	R/W	XXXXXXX XXXXXXX	
001В09н	TDE register	IDEN	TX/VV	XXXXXXXX XXXXXXXX	
001В0Ан	Transmit RTR register	TRTRR	R/W	0000000 00000000	
001В0Вн	Transmit ix rix register	TIVITAL	TX/VV	0000000 0000000в	
001В0Сн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXX XXXXXXX	
001В0Dн	Tremote frame receive waiting register	IXI VVIIX	TX/VV	XXXXXXXX XXXXXXXX	
001В0Ен	Transmit interrupt enable register	TIER	R/W	00000000 00000000В	
001В0Гн	Transmit interrupt enable register	HEK	IN/VV	00000000 0000000B	
001В10н				XXXXXXX XXXXXXXX	
001В11н	Acceptance mask select register	AMSR	R/W	70000000 700000000	
001В12н	Acceptance mask select register			XXXXXXX XXXXXXXX	
001В13н				VVVVVVV VVVVVV	
001В14н				XXXXXXX XXXXXXXX	
001В15н	Acceptance mask register 0	AMR0	R/W	**************************************	
001В16н	Acceptance mask register 0	AWRU	K/VV	XXXXX XXXXXXXXB	
001В17н				**************************************	
001В18н				XXXXXXX XXXXXXX	
001В19н	Acceptance mask register 1	AMR1	544	AAAAAAA AAAAAAAA	
001В1Ан	Acceptance mask register 1	AIVIK I	R/W	VVVVV VVVVVVV	
001В1Вн				XXXXX XXXXXXXXB	

9.2 List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value
001A00н to 001A1Fн	General-purpose RAM		R/W	XXXXXXXB to XXXXXXXXB
001А20н				XXXXXXX XXXXXXXB
001А21н	ID register 0	IDR0	R/W	^^^^^^
001А22н	Tib Tegister 0	IDRO K/V	IX/VV	XXXXX XXXXXXXXB
001А23н				VVVV VVVVVVV
001А24н				XXXXXXX XXXXXXXB
001А25н	ID register 1	IDR1 R	R/W	**************************************
001А26н	To register 1		IX/VV	XXXXX XXXXXXXX _B
001А27н				XXXX XXXXXXXB
001А28н				XXXXXXX XXXXXXXB
001А29н	ID register 2	IDR2	R/W	AAAAAAAAAAAAAAA
001А2Ан		IDNZ	17/ //	XXXXX XXXXXXXX _B
001А2Вн				VVVVV VVVVVVV



Address	Register	Abbreviation	Access	Initial Value	
001А2Сн				XXXXXXX XXXXXXXB	
001А2Dн	ID register 3	IDR3	R/W	**************************************	
001А2Ен	To register 3	IDIO	17/77	XXXXX XXXXXXXX _B	
001А2Гн				XXXX XXXXXXXB	
001А30н				XXXXXXX XXXXXXXB	
001А31н	ID register 4	IDR4	R/W	AAAAAAA AAAAAAAA	
001А32н	To register 4	IDI(4	17/77	XXXXX XXXXXXXX _B	
001А33н					
001А34н			R/W	XXXXXXX XXXXXXXB	
001А35н	ID register 5	IDR5		70000000	
001А36н	To register 5			XXXXX XXXXXXXX _B	
001А37н				XXXX XXXXXXXB	
001А38н				XXXXXXX XXXXXXXB	
001А39н	ID register 6	IDR6	R/W	AAAAAAA AAAAAAAA	
001А3Ан	To register 0	IDIXO	R/VV	XXXXX XXXXXXXX _B	
001А3Вн				VVVVV VVVVVVV	
001А3Сн				XXXXXXX XXXXXXXB	
001А3Дн	ID register 7	IDR7	R/W	7777777	
001А3Ен	In register /	IDK/	r/VV	XXXXX XXXXXXXXB	
001А3Гн				XXXXX XXXXXXXB	



Address	Register	Abbreviation	Access	Initial Value	
001А40н				XXXXXXXX XXXXXXXXB	
001А41н	ID register 8	IDR8	R/W	AAAAAAA AAAAAAAB	
001А42н	Tib register o	IDRo		XXXXX XXXXXXXXB	
001А43н				**************************************	
001А44н				XXXXXXX XXXXXXX	
001А45н	ID register 9	IDR9	R/W	7/////// 7////////////////////////////	
001А46н	Togotor o	IBIKO	17,77	XXXXX XXXXXXXXB	
001А47н				70000	
001А48н				XXXXXXX XXXXXXX	
001А49н	ID register 10	IDR10	R/W	700000000000000000000000000000000000000	
001А4Ан		IDICIO	. ,	XXXXX XXXXXXXXB	
001А4Вн					
001А4Сн			R/W	XXXXXXXX XXXXXXXX	
001A4Dн	ID register 11	IDR11			
001А4Ен				XXXXX XXXXXXXXB	
001А4Гн					
001А50н		IDR12	R/W	XXXXXXXX XXXXXXXX	
001А51н	ID register 12				
001А52н				XXXXX XXXXXXXXB	
001А53н					
001А54н			R/W	XXXXXXX XXXXXXXX	
001А55н	ID register 13	IDR13			
001А56н 001А57н				XXXXX XXXXXXXXB	
001А57н					
001А56н				XXXXXXX XXXXXXXB	
001А5Ан	ID register 14	IDR14	R/W		
001A5Aн				XXXXX XXXXXXXXB	
001/\text{1/CBH}					
001A5Dн				XXXXXXXX XXXXXXXB	
001А5Ен	ID register 15	IDR15	R/W		
001A5Fн				XXXXX XXXXXXXXB	



10. Interrupt Source, Interrupt Vector, and Interrupt Control Register

lutarroot	El ² OS	Interru	pt vector	Interrupt control register	
Interrupt source	clear	Number	Address	Number	Address
Reset	N/A	# 08	FFFFDCH		
INT9 instruction	N/A	# 09	FFFFD8 _H		
Exception	N/A	# 10	FFFFD4 _H		
CAN RX	N/A	# 11	FFFFD0 _H	10000	000000
CAN TX/NS	N/A	# 12	FFFFCCH	ICR00	0000В0н
External Interrupt (INT0/INT1)	*1	# 13	FFFFC8 _H	10004	0000004
Time Base Timer	N/A	# 14	FFFFC4 _H	ICR01	0000В1н
16-bit Reload Timer 0	*1	# 15	FFFFC0 _H	ICDOS	000000
8/10-bit A/D Converter	*1	# 16	FFFFBCH	ICR02	0000В2н
16-bit Free-run Timer	N/A	# 17	FFFFB8 _H	IODOO	000000
External Interrupt (INT2/INT3)	*1	# 18	FFFFB4 _H	ICR03	0000ВЗн
Serial I/O	*1	# 19	FFFFB0н	ICD04	0000004
External Interrupt (INT4/INT5)	*1	# 20	FFFFACH	ICR04	0000В4н
Input Capture 0	*1	# 21	FFFFA8 _H	ICBOE	0000В5н
8/16-bit PPG 0/1	N/A	# 22	FFFFA4 _H	ICR05	
Output Compare 0	*1	# 23	FFFFA0 _H	ICR06	0000В6н
8/16-bit PPG 2/3	N/A	# 24	FFFF9C _H		
External Interrupt (INT6/INT7)	*1	# 25	FFFF98⊦	ICD07	0000В7н
Input Capture 1	*1	# 26	FFFF94 _H	ICR07	
8/16-bit PPG 4/5	N/A	# 27	FFFF90⊦	ICDOS	000000
Output Compare 1	*1	# 28	FFFF8C _H	ICR08	0000В8н
8/16-bit PPG 6/7	N/A	# 29	FFFF88 _H	ICDOO	000000
Input Capture 2	*1	# 30	FFFF84 _H	ICR09	0000В9н
8/16-bit PPG 8/9	N/A	# 31	FFFF80 _H	ICD40	00000
Output Compare 2	*1	# 32	FFFF7C _H	ICR10	0000ВАн
Input Capture 3	*1	# 33	FFFF78 _H	ICR11	000000
8/16-bit PPG A/B	N/A	# 34	FFFF74 _H	ICKII	0000ВВн
Output Compare 3	*1	# 35	FFFF70⊦	ICD40	000000
16-bit Reload Timer 1	*1	# 36	FFFF6C _H	ICR12	0000ВСн
UART 0 RX	*2	# 37	FFFF68⊦	ICP42	OOODD
UART 0 TX	*1	# 38	FFFF64 _H	ICR13	0000ВDн
UART 1 RX	*2	# 39	FFFF60 _H	ICB14	0000PF
UART 1 TX	*1	# 40	FFFF5C _H	ICR14	0000ВЕн
Flash Memory	N/A	# 41	FFFF58⊦	ICD45	00000
Delayed interrupt	N/A	# 42	FFFF54 _H	ICR15	0000ВFн

^{*1:} The interrupt request flag is cleared by the El²OS interrupt clear signal.

N/A:The interrupt request flag is not cleared by the El²OS interrupt clear signal.

^{*2:} The interrupt request flag is cleared by the El²OS interrupt clear signal. A stop request is available.



Notes:

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
- At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.

Document Number: 002-07700 Rev. *A Page 30 of 51



11.2 Recommended Conditions

(Vss = AVss = 0.0 V)


Parameter	Symbol	Value			Unit	Remarks		
r ai ailletei	Syllibol	Min	Тур	Max	Oiiit	Kemarks		
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation		
Fower supply voltage	AVcc	3.0	_	5.5	V	Maintains RAM data in stop mode		
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*		
Operating temperature	TA	-40	_	+85	°C			

^{*:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.



11.3 DC Characteristics

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 ^{\circ}C to +85 ^{\circ}C)$

Parameter	Symbol	Pin name	Condition		Value	Unit	Remarks	
Parameter	Symbol	Fill flattie	Condition	Min	Тур	Max	Onit	Remarks
Input H voltage	VIHS	CMOS hysteresis input pin		0.8 Vcc	_	Vcc+0.3	V	
	V _{IHM}	MD input pin	_	Vcc - 0.3	_	Vcc +0.3	V	
Input L voltage	VILS	CMOS hysteresis input pin		Vss - 0.3	_	0.2 Vcc	V	
	VILM	MD input pin		Vss - 0.3	_	Vss +0.3	V	
Output H voltage	V _{OH1}	Output pins except P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH1} = -4.0 \text{ mA}$	Vcc - 0.5	_		V	
	V _{OH2}	P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH2} = -30.0 \text{ mA}$	Vcc - 0.5	_		V	
Output L voltage	V _{OL1}	Output pins except P70 to P87	$Vcc = 4.5 \text{ V},$ $Io_{L1} = 4.0 \text{ mA}$	_	_	0.4	V	
	V _{OL2}	P70 to P87	Vcc = 4.5 V, IoL2 = 30.0 mA	_	_	0.5	V	



(Vcc = 5.0 V
$$\pm$$
10%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition		Value	Unit	Remarks	
Farameter	Syllibol	Fili liallie	Condition	Min	Тур	Max	Onne	Remarks
Input capacity	Cin	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, P70 to P87	_	_	5	15	pF	
		P70 to P87	_	_	15	30	pF	
Pull-up resistance	Rup	RST	_	25	50	100	kΩ	
Pull-down resistance	RDOWN	MD2	<u> </u>	25	50	100	kΩ	

^{*:} The power supply current testing conditions are when using the external clock.


11.4 AC Characteristics


11.4.1 Clock Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40
$$^{\circ}\text{C}$$
 to +85 $^{\circ}\text{C})$

Parameter	Symbol	Pin name		Value		Unit	Remarks
Parameter	Syllibol	Pili lialile	Min	Тур	Max	Onit	Remarks
Oscillation frequency	fc	X0, X1	3	_	5	MHz	When using oscillation circuit
Oscillation cycle time	tcyL	X0, X1	200	_	333	ns	When using oscillation circuit
External clock frequency	fc	X0, X1	3	_	16	MHz	When using external clock
External clock cycle time	tcyL	X0, X1	62.5	_	333	ns	When using external clock
Frequency deviation with PLL *	Δf	_	_	_	5	%	
Input clock pulse width	Pwh, PwL	X0	10	_	_	ns	Duty ratio is about 30 to 70%.
Input clock rise and fall time	tcr, tcr	X0	_	_	5	ns	When using external clock
Machine clock frequency	fср	_	1.5	_	16	MHz	
Machine clock cycle time	t CP	_	62.5	_	666	ns	
Flash Read cycle time	tcyL	_	_	2*tcp	_	ns	When Flash is accessed via CPU


^{*:} Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.







■ Example of Oscillation circuit






11.4.2 Reset and Hardware Standby Input

$(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, Ta = -40\%$	°C to +85	°C)
---	-----------	-----


Parameter	Symbol	Pin name	Value		Unit	Remarks	
r ai ailletei	Symbol	riii iiaiiie	Min	Max	Oilit	iveillai və	
			16 tcp*1		ns	Under normal operation	
Reset input time	t RSTL	RST	Oscillation time of oscillator*2 + 16 tcp*1	_	ms	In stop mode	
	tнsт∟			16 tcp*1	_	ns	Under normal operation
Hardware standby input time		HST	Oscillation time of oscillator*2 + 16 tcp*1	_	ms	In stop mode	

^{*1: &}quot;t_{cp}" represents one cycle time of the machine clock.No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

*2: Oscillation time of oscillator is time that the amplitude reached the 90%.
In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.








11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)

 $(V_{CC} = 5.0 \text{ V} \pm 10 \text{ %, Vss} = \text{AVss} = 0.0 \text{ V, T}_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Value			Unit	Remarks
rarameter			Condition	Min	Тур	Max	Oilit	Remarks
Output Rise/Fall time	t _{R2}	Port P70 to P77, Port P80 to P87	_	15	40	150	ns	



11.5 A/D Converter

(Vcc = AVcc = 5.0 V±10%, Vss = AVss = 0.0 V,3.0 V \leq AVRH - AVRL, T_A = -40 $^{\circ}$ C to +85 $^{\circ}$ C)

Parameter	Sym-	Pin name		Value	Unit	Remarks	
Parameter	bol	Pili lialile	Min	Min Typ			Onn
Resolution	_	_	_		10	bit	
Conversion error	_	_	_	_	±5.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL — 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	
Full scale transition voltage	V _{FST}	AN0 to AN7	AVRH – 6.5 LSB	AVRH – 1.5 LSB	AVRH + 1.5 LSB	V	
Conversion time	_	_	_	352tcp	_	ns	
Sampling time	_	_	_	64tcp	_	ns	
Analog port input current	Iain	AN0 to AN7	-10	_	10	μА	
Analog input voltage range	VAIN	AN0 to AN7	AVRL	_	AVRH	V	




11.6 A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.





15. Major Changes

Spansion Publication Number: DS07-13705-7E

Section	Change Results
_	Deleted the old products, MB90598, MB90F598, and MB90V595.
_	Changed the series name; MB90595/595G series ? MB90595G series
_	Changed the following erroneous name. I/O timer → 16-bit Free-run Timer
PRODUCT LINEUP	One of Standby mode name is changed. Clock mode → Watch mode
I/O CIRCUIT TYPE	Changed Pull-down resistor value of circuit type H.
ELECTRICAL CHARACTERISTICS AC Characteristics	Add the "External clock input" and "Flash Read cycle time" in (1) Clock Timing
	Figure in (2) Reset and Hardware Standby Input RST/HST input level of "In Stop Mode" is changed. 0.6 Vcc 0.2 Vcc
ELECTRICAL CHARACTERISTICS 5. A/D Converter	Changed the items of "Zero transition voltage" and "Full scale transition voltage".

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: MB90598G/F598G/V595G F ² MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller Document Number: 002-07700								
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
**	_	AKIH	09/26/2008	Migrated to Cypress and assigned document number 002-07700. No change to document contents or format.				
*A	5537128	AKIH	11/30/2016	Updated to Cypress template				

Document Number: 002-07700 Rev. *A Page 50 of 51