



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 16MHz |
| Connectivity | CANbus, EBI/EMI, SCI, Serial I/O, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 78 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | Mask ROM |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-QFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90598gpf-gs-199e1 |

Contents

| | | | |
|--|-----------|---|-----------|
| Product Lineup | 3 | Electrical Characteristics | 31 |
| Pin Assignment | 5 | Absolute Maximum Ratings | 31 |
| Pin Description | 6 | Recommended Conditions | 33 |
| I/O Circuit Type | 8 | DC Characteristics | 33 |
| Handling Devices | 11 | AC Characteristics | 35 |
| Block Diagram | 14 | A/D Converter | 42 |
| Memory Space | 15 | A/D Converter Glossary | 44 |
| I/O Map | 16 | Notes on Using A/D Converter | 45 |
| Can Controller | 23 | Flash memory | 46 |
| List of Control Registers | 23 | Example Characteristics | 47 |
| List of Message Buffers (ID Registers) | 24 | Ordering Information | 49 |
| List of Message Buffers (DLC Registers and | | Package Dimensions | 49 |
| Data Registers) | 27 | Major Changes | 50 |
| Interrupt Source, Interrupt Vector, and Interrupt | | | |
| Control Register | 29 | | |


| Features | MB90598G | MB90F598G | MB90V595G |
|--|--|-----------|-----------|
| CAN Interface | Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90598G/F598G:TSEG2 \geq RSJW | | |
| Stepping motor controller (4 channels) | Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel | | |
| External interrupt circuit | Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. | | |
| Serial IO | Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock frequency of 16 MHz) LSB first/MSB first | | |
| Watchdog timer | Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value) | | |
| Flash Memory | Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics, Inc. | | |
| Low-power consumption (stand-by) mode | Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by | | |
| Process | CMOS | | |
| Power supply voltage for operation*2 | +5 V \pm 10 % | | |
| Package | QFP-100 | | PGA-256 |

*1: It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

*2: Varies with conditions such as the operating frequency. (See "Electrical Characteristics.")

2. Pin Assignment



5. Handling Devices

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding V_{CC} or an voltage below V_{SS} is applied to input or output pins or a voltage exceeding the rating is applied across V_{CC} and V_{SS} .

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AV_{CC} , AV_{RH} , DV_{CC}) and analog input voltages not exceed the digital voltage (V_{CC}).


(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k Ω resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




(4) Power supply pins (V_{CC}/V_{SS})

In products with multiple V_{CC} or V_{SS} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{CC} and V_{SS} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between V_{CC} and V_{SS} pins near the device.



(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV_{CC} , AV_{RH} , AV_{RL}) and analog inputs (AN_0 to AN_7) after turning-on the digital power supply (V_{CC}).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AV_{RH} or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AV_{RH} = DV_{CC} = V_{SS}$.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).


(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

■ If \overline{RST} pin is "H", the outputs become indeterminate.

■ If \overline{RST} pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follows.



| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------------------------------|---|--------------|--------|---|------------------------------|
| 29 _H to 2A _H | Reserved | | | | |
| 2B _H | Serial IO Prescaler | SCDCR | R/W | Serial IO | 0 _ _ _ 1 1 1 1 _B |
| 2C _H | Serial Mode Control Register (low-order) | SMCS | R/W | | _ _ _ _ 0 0 0 0 _B |
| 2D _H | Serial Mode Control Register (high-order) | SMCS | R/W | | 0 0 0 0 0 0 1 0 _B |
| 2E _H | Serial Data Register | SDR | R/W | | XXXXXXXX _B |
| 2F _H | Edge Selector | SES | R/W | | _ _ _ _ _ _ 0 _B |
| 30 _H | External Interrupt Enable Register | ENIR | R/W | External Interrupt | 0 0 0 0 0 0 0 0 _B |
| 31 _H | External Interrupt Request Register | EIRR | R/W | | XXXXXXXX _B |
| 32 _H | External Interrupt Level Register | ELVR | R/W | | 0 0 0 0 0 0 0 0 _B |
| 33 _H | External Interrupt Level Register | ELVR | R/W | | 0 0 0 0 0 0 0 0 _B |
| 34 _H | A/D Control Status Register 0 | ADCS0 | R/W | A/D Converter | 0 0 0 0 0 0 0 0 _B |
| 35 _H | A/D Control Status Register 1 | ADCS1 | R/W | | 0 0 0 0 0 0 0 0 _B |
| 36 _H | A/D Data Register 0 | ADCR0 | R | | XXXXXXXX _B |
| 37 _H | A/D Data Register 1 | ADCR1 | R/W | | 0 0 0 0 1 _ XX _B |
| 38 _H | PPG0 Operation Mode Control Register | PPGC0 | R/W | 16-bit Programmable Pulse Generator 0/1 | 0 _ 0 0 0 _ _ 1 _B |
| 39 _H | PPG1 Operation Mode Control Register | PPGC1 | R/W | | 0 _ 0 0 0 0 0 1 _B |
| 3A _H | PPG0, 1 Output Pin Control Register | PPG01 | R/W | | 0 0 0 0 0 0 _ _ _B |
| 3B _H | Reserved | | | | |
| 3C _H | PPG2 Operation Mode Control Register | PPGC2 | R/W | 16-bit Programmable Pulse Generator 2/3 | 0 _ 0 0 0 _ _ 1 _B |
| 3D _H | PPG3 Operation Mode Control Register | PPGC3 | R/W | | 0 _ 0 0 0 0 0 1 _B |
| 3E _H | PPG2, 3 Output Pin Control Register | PPG23 | R/W | | 0 0 0 0 0 0 _ _ _B |
| 3F _H | Reserved | | | | |
| 40 _H | PPG4 Operation Mode Control Register | PPGC4 | R/W | 16-bit Programmable Pulse Generator 4/5 | 0 _ 0 0 0 _ _ 1 _B |
| 41 _H | PPG5 Operation Mode Control Register | PPGC5 | R/W | | 0 _ 0 0 0 0 0 1 _B |
| 42 _H | PPG4, 5 Output Pin Control Register | PPG45 | R/W | | 0 0 0 0 0 0 _ _ _B |
| 43 _H | Reserved | | | | |
| 44 _H | PPG6 Operation Mode Control Register | PPGC6 | R/W | 16-bit Programmable Pulse Generator 6/7 | 0 _ 0 0 0 _ _ 1 _B |
| 45 _H | PPG7 Operation Mode Control Register | PPGC7 | R/W | | 0 _ 0 0 0 0 0 1 _B |
| 46 _H | PPG6, 7 Output Pin Control Register | PPG67 | R/W | | 0 0 0 0 0 0 _ _ _B |
| 47 _H | Reserved | | | | |
| 48 _H | PPG8 Operation Mode Control Register | PPGC8 | R/W | 16-bit Programmable Pulse Generator 8/9 | 0 _ 0 0 0 _ _ 1 _B |
| 49 _H | PPG9 Operation Mode Control Register | PPGC9 | R/W | | 0 _ 0 0 0 0 0 1 _B |
| 4A _H | PPG8, 9 Output Pin Control Register | PPG89 | R/W | | 0 0 0 0 0 0 _ _ _B |
| 4B _H | Reserved | | | | |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------------------------------|---|--------------|--------|---|------------------------------|
| 4C _H | PPGA Operation Mode Control Register | PPGCA | R/W | 16-bit Programmable Pulse Generator A/B | 0 _ 0 0 0 _ _ 1 _B |
| 4D _H | PPGB Operation Mode Control Register | PPGCB | R/W | | 0 _ 0 0 0 0 0 1 _B |
| 4E _H | PPGA, B Output Pin Control Register | PPGAB | R/W | | 0 0 0 0 0 0 _ _ _B |
| 4F _H | Reserved | | | | |
| 50 _H | Timer Control Status Register 0 | TMCSR0 | R/W | 16-bit Reload Timer 0 | 0 0 0 0 0 0 0 0 _B |
| 51 _H | Timer Control Status Register 0 | TMCSR0 | R/W | | _ _ _ _ 0 0 0 0 _B |
| 52 _H | Timer 0/Reload Register 0 | TMR0/TMRLR0 | R/W | | XXXXXXXX _B |
| 53 _H | Timer 0/Reload Register 0 | TMR0/TMRLR0 | R/W | | XXXXXXXX _B |
| 54 _H | Timer Control Status Register 1 | TMCSR1 | R/W | 16-bit Reload Timer 1 | 0 0 0 0 0 0 0 0 _B |
| 55 _H | Timer Control Status Register 1 | TMCSR1 | R/W | | _ _ _ _ 0 0 0 0 _B |
| 56 _H | Timer Register 1/Reload Register 1 | TMR1/TMRLR1 | R/W | | XXXXXXXX _B |
| 57 _H | Timer Register 1/Reload Register 1 | TMR1/TMRLR1 | R/W | | XXXXXXXX _B |
| 58 _H | Output Compare Control Status Register 0 | OCS0 | R/W | Output Compare 0/1 | 0 0 0 0 _ _ 0 0 _B |
| 59 _H | Output Compare Control Status Register 1 | OCS1 | R/W | | _ _ _ 0 0 0 0 0 _B |
| 5A _H | Output Compare Control Status Register 2 | OCS2 | R/W | Output Compare 2/3 | 0 0 0 0 _ _ 0 0 _B |
| 5B _H | Output Compare Control Status Register 3 | OCS3 | R/W | | _ _ _ 0 0 0 0 0 _B |
| 5C _H | Input Capture Control Status Register 0/1 | ICS01 | R/W | Input Capture 0/1 | 0 0 0 0 0 0 0 0 _B |
| 5D _H | Input Capture Control Status Register 2/3 | ICS23 | R/W | Input Capture 2/3 | 0 0 0 0 0 0 0 0 _B |
| 5E _H | PWM Control Register 0 | PWC0 | R/W | Stepping Motor Controller 0 | 0 0 0 0 0 _ _ 0 _B |
| 5F _H | Reserved | | | | |
| 60 _H | PWM Control Register 1 | PWC1 | R/W | Stepping Motor Controller 1 | 0 0 0 0 0 _ _ 0 _B |
| 61 _H | Reserved | | | | |
| 62 _H | PWM Control Register 2 | PWC2 | R/W | Stepping Motor Controller 2 | 0 0 0 0 0 _ _ 0 _B |
| 63 _H | Reserved | | | | |
| 64 _H | PWM Control Register 3 | PWC3 | R/W | Stepping Motor Controller 3 | 0 0 0 0 0 _ _ 0 _B |
| 65 _H | Reserved | | | | |
| 66 _H | Timer Data Register (low-order) | TCDT | R/W | 16-bit Free-run Timer | 0 0 0 0 0 0 0 0 _B |
| 67 _H | Timer Data Register (high-order) | TCDT | R/W | | 0 0 0 0 0 0 0 0 _B |
| 68 _H | Timer Control Status Register | TCCS | R/W | | 0 0 0 0 0 0 0 0 _B |
| 69 _H to 6E _H | Reserved | | | | |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------------------------------|---|--------------|--------|----------------------------------|----------------------------|
| 6F _H | ROM Mirror Function Selection Register | ROMM | R/W | ROM Mirror | _____ 1 _B |
| 70 _H | PWM1 Compare Register 0 | PWC10 | R/W | Stepping Motor Controller 0 | XXXXXXXX _B |
| 71 _H | PWM2 Compare Register 0 | PWC20 | R/W | | XXXXXXXX _B |
| 72 _H | PWM1 Select Register 0 | PWS10 | R/W | | __ 0 0 0 0 0 _B |
| 73 _H | PWM2 Select Register 0 | PWS20 | R/W | | _ 0 0 0 0 0 0 _B |
| 74 _H | PWM1 Compare Register 1 | PWC11 | R/W | Stepping Motor Controller 1 | XXXXXXXX _B |
| 75 _H | PWM2 Compare Register 1 | PWC21 | R/W | | XXXXXXXX _B |
| 76 _H | PWM1 Select Register 1 | PWS11 | R/W | | __ 0 0 0 0 0 _B |
| 77 _H | PWM2 Select Register 1 | PWS21 | R/W | | _ 0 0 0 0 0 0 _B |
| 78 _H | PWM1 Compare Register 2 | PWC12 | R/W | Stepping Motor Controller 2 | XXXXXXXX _B |
| 79 _H | PWM2 Compare Register 2 | PWC22 | R/W | | XXXXXXXX _B |
| 7A _H | PWM1 Select Register 2 | PWS12 | R/W | | __ 0 0 0 0 0 _B |
| 7B _H | PWM2 Select Register 2 | PWS22 | R/W | | _ 0 0 0 0 0 0 _B |
| 7C _H | PWM1 Compare Register 3 | PWC13 | R/W | Stepping Motor Controller 3 | XXXXXXXX _B |
| 7D _H | PWM2 Compare Register 3 | PWC23 | R/W | | XXXXXXXX _B |
| 7E _H | PWM1 Select Register 3 | PWS13 | R/W | | __ 0 0 0 0 0 _B |
| 7F _H | PWM2 Select Register 3 | PWS23 | R/W | | _ 0 0 0 0 0 0 _B |
| 80 _H to 8F _H | CAN Controller. Refer to section about CAN Controller | | | | |
| 90 _H to 9D _H | Reserved | | | | |
| 9E _H | Program Address Detection Control Status Register | PACSR | R/W | Address Match Detection Function | 0 0 0 0 0 0 0 _B |
| 9F _H | Delayed Interrupt/Request Register | DIRR | R/W | Delayed Interrupt | _____ 0 _B |
| A0 _H | Low-Power Mode Control Register | LPMCR | R/W | Low Power Controller | 0 0 0 1 1 0 0 _B |
| A1 _H | Clock Selection Register | CKSCR | R/W | Low Power Controller | 1 1 1 1 1 1 0 _B |
| A2 _H to A7 _H | Reserved | | | | |
| A8 _H | Watchdog Timer Control Register | WDTC | R/W | Watchdog Timer | XXXXX 1 1 1 _B |
| A9 _H | Time Base Timer Control Register | TBTC | R/W | Time Base Timer | 1 __ 0 0 1 0 _B |
| AA _H to AD _H | Reserved | | | | |
| AE _H | Flash Memory Control Status Register (MB90F598G only. Otherwise reserved) | FMCS | R/W | Flash Memory | 0 0 0 X 0 0 0 _B |
| AF _H | Reserved | | | | |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------------------------------|-------------------------------|--------------|--------|---|------------------------------|
| B0 _H | Interrupt Control Register 00 | ICR00 | R/W | Interrupt controller | 0 0 0 0 0 1 1 1 _B |
| B1 _H | Interrupt Control Register 01 | ICR01 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B2 _H | Interrupt Control Register 02 | ICR02 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B3 _H | Interrupt Control Register 03 | ICR03 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B4 _H | Interrupt Control Register 04 | ICR04 | R/W | Interrupt controller | 0 0 0 0 0 1 1 1 _B |
| B5 _H | Interrupt Control Register 05 | ICR05 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B6 _H | Interrupt Control Register 06 | ICR06 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B7 _H | Interrupt Control Register 07 | ICR07 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B8 _H | Interrupt Control Register 08 | ICR08 | R/W | | 0 0 0 0 0 1 1 1 _B |
| B9 _H | Interrupt Control Register 09 | ICR09 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BA _H | Interrupt Control Register 10 | ICR10 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BB _H | Interrupt Control Register 11 | ICR11 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BC _H | Interrupt Control Register 12 | ICR12 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BD _H | Interrupt Control Register 13 | ICR13 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BE _H | Interrupt Control Register 14 | ICR14 | R/W | | 0 0 0 0 0 1 1 1 _B |
| BF _H | Interrupt Control Register 15 | ICR15 | R/W | | 0 0 0 0 0 1 1 1 _B |
| C0 _H to FF _H | Reserved | | | | |
| 1900 _H | Reload Register L | PRL0 | R/W | 16-bit Programmable Pulse Generator 0/1 | XXXXXXXX _B |
| 1901 _H | Reload Register H | PRLH0 | R/W | | XXXXXXXX _B |
| 1902 _H | Reload Register L | PRL1 | R/W | | XXXXXXXX _B |
| 1903 _H | Reload Register H | PRLH1 | R/W | | XXXXXXXX _B |
| 1904 _H | Reload Register L | PRL2 | R/W | 16-bit Programmable Pulse Generator 2/3 | XXXXXXXX _B |
| 1905 _H | Reload Register H | PRLH2 | R/W | | XXXXXXXX _B |
| 1906 _H | Reload Register L | PRL3 | R/W | | XXXXXXXX _B |
| 1907 _H | Reload Register H | PRLH3 | R/W | | XXXXXXXX _B |
| 1908 _H | Reload Register L | PRL4 | R/W | 16-bit Programmable Pulse Generator 4/5 | XXXXXXXX _B |
| 1909 _H | Reload Register H | PRLH4 | R/W | | XXXXXXXX _B |
| 190A _H | Reload Register L | PRL5 | R/W | | XXXXXXXX _B |
| 190B _H | Reload Register H | PRLH5 | R/W | | XXXXXXXX _B |
| 190C _H | Reload Register L | PRL6 | R/W | 16-bit Programmable Pulse Generator 6/7 | XXXXXXXX _B |
| 190D _H | Reload Register H | PRLH6 | R/W | | XXXXXXXX _B |
| 190E _H | Reload Register L | PRL7 | R/W | | XXXXXXXX _B |
| 190F _H | Reload Register H | PRLH7 | R/W | | XXXXXXXX _B |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|--|--|--------------|--------|---|-----------------------|
| 1910 _H | Reload Register L | PRL8 | R/W | 16-bit Programmable Pulse Generator 8/9 | XXXXXXXX _B |
| 1911 _H | Reload Register H | PRLH8 | R/W | | XXXXXXXX _B |
| 1912 _H | Reload Register L | PRL9 | R/W | | XXXXXXXX _B |
| 1913 _H | Reload Register H | PRLH9 | R/W | | XXXXXXXX _B |
| 1914 _H | Reload Register L | PRLA | R/W | 16-bit Programmable Pulse Generator A/B | XXXXXXXX _B |
| 1915 _H | Reload Register H | PRLHA | R/W | | XXXXXXXX _B |
| 1916 _H | Reload Register L | PRLB | R/W | 16-bit Programmable Pulse Generator A/B | XXXXXXXX _B |
| 1917 _H | Reload Register H | PRLHB | R/W | | XXXXXXXX _B |
| 1918 _H to 191F _H | Reserved | | | | |
| 1920 _H | Input Capture Register 0 (low-order) | IPCP0 | R | Input Capture 0/1 | XXXXXXXX _B |
| 1921 _H | Input Capture Register 0 (high-order) | IPCP0 | R | | XXXXXXXX _B |
| 1922 _H | Input Capture Register 1 (low-order) | IPCP1 | R | | XXXXXXXX _B |
| 1923 _H | Input Capture Register 1 (high-order) | IPCP1 | R | | XXXXXXXX _B |
| 1924 _H | Input Capture Register 2 (low-order) | IPCP2 | R | Input Capture 2/3 | XXXXXXXX _B |
| 1925 _H | Input Capture Register 2 (high-order) | IPCP2 | R | | XXXXXXXX _B |
| 1926 _H | Input Capture Register 3 (low-order) | IPCP3 | R | | XXXXXXXX _B |
| 1927 _H | Input Capture Register 3 (high-order) | IPCP3 | R | | XXXXXXXX _B |
| 1928 _H | Output Compare Register 0 (low-order) | OCCP0 | R/W | Output Compare 0/1 | XXXXXXXX _B |
| 1929 _H | Output Compare Register 0 (high-order) | OCCP0 | R/W | | XXXXXXXX _B |
| 192A _H | Output Compare Register 1 (low-order) | OCCP1 | R/W | | XXXXXXXX _B |
| 192B _H | Output Compare Register 1 (high-order) | OCCP1 | R/W | | XXXXXXXX _B |

(Continued)

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|--|---|--------------|--------|----------------------------------|-----------------------|
| 192C _H | Output Compare Register 2 (low-order) | OCCP2 | R/W | Output Compare 2/3 | XXXXXXXX _B |
| 192D _H | Output Compare Register 2 (high-order) | OCCP2 | R/W | | XXXXXXXX _B |
| 192E _H | Output Compare Register 3 (low-order) | OCCP3 | R/W | | XXXXXXXX _B |
| 192F _H | Output Compare Register 3 (high-order) | OCCP3 | R/W | | XXXXXXXX _B |
| 1930 _H to 19FF _H | Reserved | | | | |
| 1A00 _H to 1AFF _H | CAN Controller. Refer to section about CAN Controller | | | | |
| 1B00 _H to 1BFF _H | CAN Controller. Refer to section about CAN Controller | | | | |
| 1C00 _H to 1EFF _H | Reserved | | | | |
| 1FF0 _H | Program Address Detection Register 0 (low-order) | PADR0 | R/W | Address Match Detection Function | XXXXXXXX _B |
| 1FF1 _H | Program Address Detection Register 0 (middle-order) | | | | XXXXXXXX _B |
| 1FF2 _H | Program Address Detection Register 0 (high-order) | | | | XXXXXXXX _B |
| 1FF3 _H | Program Address Detection Register 1 (low-order) | PADR1 | R/W | | XXXXXXXX _B |
| 1FF4 _H | Program Address Detection Register 1 (middle-order) | | | | XXXXXXXX _B |
| 1FF5 _H | Program Address Detection Register 1 (high-order) | | | | XXXXXXXX _B |
| 1FF6 _H to 1FFF _H | Reserved | | | | |

■ Description for Read/Write

R/W : Readable/writable

R : Read only

W : Write only

■ Description of initial value

0 : the initial value of this bit is "0".

1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000_H to 00FF_H, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

9.3 List of Message Buffers (DLC Registers and Data Registers)

| Address | Register | Abbreviation | Access | Initial Value |
|--|---------------------------|--------------|--------|--|
| 001A60 _H | DLC register 0 | DLCR0 | R/W | ----XXXX _B |
| 001A61 _H | | | | |
| 001A62 _H | DLC register 1 | DLCR1 | R/W | ----XXXX _B |
| 001A63 _H | | | | |
| 001A64 _H | DLC register 2 | DLCR2 | R/W | ----XXXX _B |
| 001A65 _H | | | | |
| 001A66 _H | DLC register 3 | DLCR3 | R/W | ----XXXX _B |
| 001A67 _H | | | | |
| 001A68 _H | DLC register 4 | DLCR4 | R/W | ----XXXX _B |
| 001A69 _H | | | | |
| 001A6A _H | DLC register 5 | DLCR5 | R/W | ----XXXX _B |
| 001A6B _H | | | | |
| 001A6C _H | DLC register 6 | DLCR6 | R/W | ----XXXX _B |
| 001A6D _H | | | | |
| 001A6E _H | DLC register 7 | DLCR7 | R/W | ----XXXX _B |
| 001A6F _H | | | | |
| 001A70 _H | DLC register 8 | DLCR8 | R/W | ----XXXX |
| 001A71 _H | | | | |
| 001A72 _H | DLC register 9 | DLCR9 | R/W | ----XXXX _B |
| 001A73 _H | | | | |
| 001A74 _H | DLC register 10 | DLCR10 | R/W | ----XXXX _B |
| 001A75 _H | | | | |
| 001A76 _H | DLC register 11 | DLCR11 | R/W | ----XXXX _B |
| 001A77 _H | | | | |
| 001A78 _H | DLC register 12 | DLCR12 | R/W | ----XXXX _B |
| 001A79 _H | | | | |
| 001A7A _H | DLC register 13 | DLCR13 | R/W | ----XXXX _B |
| 001A7B _H | | | | |
| 001A7C _H | DLC register 14 | DLCR14 | R/W | ----XXXX _B |
| 001A7D _H | | | | |
| 001A7E _H | DLC register 15 | DLCR15 | R/W | ----XXXX _B |
| 001A7F _H | | | | |
| 001A80 _H to 001A87 _H | Data register 0 (8 bytes) | DTR0 | R/W | XXXXXXXX _B to XXXXXXXX _B |

(Continued)

(Continued)

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

| Parameter | Symbol | Pin name | Condition | Value | | | Unit | Remarks |
|----------------------|------------|--|-----------|-------|-----|-----|-----------|---------|
| | | | | Min | Typ | Max | | |
| Input capacity | C_{IN} | Other than C, AV_{CC} , AV_{SS} , $AVRH$, $AVRL$, V_{CC} , V_{SS} , DV_{CC} , DV_{SS} , P70 to P87 | — | — | 5 | 15 | pF | |
| | | P70 to P87 | — | — | 15 | 30 | pF | |
| Pull-up resistance | R_{UP} | \overline{RST} | — | 25 | 50 | 100 | $k\Omega$ | |
| Pull-down resistance | R_{DOWN} | MD2 | — | 25 | 50 | 100 | $k\Omega$ | |

* : The power supply current testing conditions are when using the external clock.



11.4 AC Characteristics

11.4.1 Clock Timing


($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|--------------------------------|---------------------|----------|-------|------------------|-----|------|--------------------------------|
| | | | Min | Typ | Max | | |
| Oscillation frequency | f_C | X0, X1 | 3 | — | 5 | MHz | When using oscillation circuit |
| Oscillation cycle time | t_{CYL} | X0, X1 | 200 | — | 333 | ns | When using oscillation circuit |
| External clock frequency | f_C | X0, X1 | 3 | — | 16 | MHz | When using external clock |
| External clock cycle time | t_{CYL} | X0, X1 | 62.5 | — | 333 | ns | When using external clock |
| Frequency deviation with PLL * | Δf | — | — | — | 5 | % | |
| Input clock pulse width | P_{WH} , P_{WL} | X0 | 10 | — | — | ns | Duty ratio is about 30 to 70%. |
| Input clock rise and fall time | t_{CR} , t_{CF} | X0 | — | — | 5 | ns | When using external clock |
| Machine clock frequency | f_{CP} | — | 1.5 | — | 16 | MHz | |
| Machine clock cycle time | t_{CP} | — | 62.5 | — | 666 | ns | |
| Flash Read cycle time | t_{CYL} | — | — | $2 \cdot t_{CP}$ | — | ns | When Flash is accessed via CPU |


*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.




■ Example of Oscillation circuit



• **Guaranteed operation range**




• **Oscillation frequency and machine clock frequency**



AC characteristics are set to the measured reference voltage values below.


• **Input signal waveform**

Hysteresis Input Pin



• **Output signal waveform**

Output Pin




| Parameter | Symbol | Pin name | Condition | Value | | Unit | Remarks |
|--|------------|-------------------------------|---|------------|-----|------|---------|
| | | | | Min | Max | | |
| Serial clock "H" pulse width | t_{SHSL} | SCK0 to SCK2 | External clock operation output pins are $C_L = 80$ pF + 1 TTL. | 4 t_{CP} | — | ns | |
| Serial clock "L" pulse width | t_{SLSH} | SCK0 to SCK2 | | 4 t_{CP} | — | ns | |
| SCK $\downarrow \Rightarrow$ SOT delay time | t_{SLOV} | SCK0 to SCK2, SOT0 to SOT2 | | — | 150 | ns | |
| Valid SIN \Rightarrow SCK \uparrow | t_{IVSH} | SCK0 to SCK2, SIN0 to SIN2 | | 60 | — | ns | |
| SCK $\uparrow \Rightarrow$ Valid SIN hold time | t_{SHIX} | SCK0 to SCK2, SIN0 to SIN2 | | 60 | — | ns | |

Notes:

- AC characteristic in CLK synchronized mode.
- C_L is load capacity value of pins when testing.
- t_{CP} (external operation clock cycle time) : see Clock timing.

• Internal Shift Clock Mode




11.6 A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{AVRH - AVRL}{1024} [V]$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} [\text{LSB}]$$

$$V_{OT} (\text{Theoretical value}) = AVRL + 0.5 \text{ LSB}[V]$$



V_{NT} : Voltage at a transition of digital output from $(N - 1)$ to N

$$V_{FST} (\text{Theoretical value}) = AVRH - 1.5 \text{ LSB}[V]$$



(Continued)

12. Example Characteristics


■ H⁺ Level Output Voltage








■ L⁺ Level Input Voltage



■ H⁺ Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



Supply Current


Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Lighting & Power Control | cypress.com/powerpsoc |
| Memory | cypress.com/memory |
| PSoC | cypress.com/psoc |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless/Rf | cypress.com/wireless |

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.