

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f598gpf-g-bie1



Circuit Type	Circuit	Remarks
D	V _{cc} P-ch N-ch N-ch	■ CMOS output ■ CMOS Hysteresis input
E	P-ch N-ch Analog input HYS	 ■ CMOS output ■ CMOS Hysteresis input ■ Analog input

Document Number: 002-07700 Rev. *A



Circuit Type	Circuit	Remarks
	V	■ CMOS high current output
F	P-ch High current N-ch HYS	■ CMOS Hysteresis input
		■ CMOS output
	Vcc	■ CMOS Hysteresis input
G	P-ch N-ch R HYS R T TTL	■ TTL input (MB90F598G, only in Flash mode)
Н	R HYS	■ Hysteresis input Pull-down Resistor: 50 kΩ approx. (except MB90F598G)



5. Handling Devices

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least $2 \text{ k}\Omega$ resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




(4) Power supply pins (Vcc/Vss)

In products with multiple V_{∞} or V_{ss} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{cc} and V_{ss} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pins near the device.



Document Number: 002-07700 Rev. *A



(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.


(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \mu s$ or more (0.2 V to 2.7 V).

(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance. Pay attention to the port output timing shown as follows.





8. I/O Map

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	ed		•
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0в
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0в
14н	Port 4 Direction Register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0в
15н	Port 5 Direction Register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0в
16н	Port 6 Direction Register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0в
17н	Port 7 Direction Register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0в
18н	Port 8 Direction Register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0в
19н	Port 9 Direction Register	DDR9	R/W	Port 9	000000
1Ан		Reserv	ed		
1Вн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	11111111
1Сн to 1Fн		Reserv	ed		
20н	Serial Mode Control Register 0	UMC0	R/W		0 0 0 0 0 1 0 0в
21н	Serial status Register 0	USR0	R/W	UART0	0 0 0 1 0 0 0 0в
22н	Serial Input/Output Data Register 0	UIDR0/UODR0	R/W	UARTO	XXXXXXXXB
23н	Rate and Data Register 0	URD0	R/W		0 0 0 0 0 0 0 X _B
24н	Serial Mode Register 1	SMR1	R/W		0 0 0 0 0 0 0 0в
25н	Serial Control Register 1	SCR1	R/W		0 0 0 0 0 1 0 0в
26н	Serial Input/Output Data Register 1	SIDR1/SODR1	R/W	UART1	XXXXXXXXB
27н	Serial Status Register 1	SSR1	R/W		0 0 0 0 1 _ 0 Ов
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в



Address	Register	Abbreviation	Access	Peripheral	Initial value
6 Fн	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	1в
70н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXX
71н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor	XXXXXXXX
72н	PWM1 Select Register 0	PWS10	R/W	Controller 0	0 0 0 0 0 0 _B
73н	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 0 _B
74н	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXX
75н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor	XXXXXXXX
76н	PWM1 Select Register 1	PWS11	R/W	Controller 1	0 0 0 0 0 0 _B
77н	PWM2 Select Register 1	PWS21	R/W		_ 0 0 0 0 0 0 0 0в
78н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXX
79н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor	XXXXXXXX
7Ан	PWM1 Select Register 2	PWS12	R/W	Controller 2	0 0 0 0 0 0 _B
7Вн	PWM2 Select Register 2	PWS22	R/W		_ 0 0 0 0 0 0 0
7Сн	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXX
7Dн	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor	XXXXXXXX
7Ен	PWM1 Select Register 3	PWS13	R/W	Controller 3	000000
7 Fн	PWM2 Select Register 3	PWS23	R/W		_ 0 0 0 0 0 0 0
80н to 8Fн	CAN Controll	er. Refer to section	about CAN	Controller	
90н to 9Dн		Reserved			
9Ен	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0
9Fн	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	0i
А0н	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 O
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 Oı
А2н to А7н		Reserved	l .		
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	100100i
ААн to ADн		Reserved	ı		
АЕн	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	000X0000
АҒн		Reserved			



Address	Register	Abbreviation	Access	Peripheral	Initial value
1910н	Reload Register L	PRLL8	R/W		XXXXXXX
1911н	Reload Register H	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXXB
1912н	Reload Register L	PRLL9	R/W	Generator 8/9	XXXXXXXXB
1913н	Reload Register H	PRLH9	R/W		XXXXXXXXB
1914н	Reload Register L	PRLLA	R/W	16-bit Programmable Pulse	XXXXXXXXB
1915н	Reload Register H	PRLHA	R/W	Generator A/B	XXXXXXXXB
1916н	Reload Register L	PRLLB	R/W	16-bit Programmable Pulse	XXXXXXXXB
1917н	Reload Register H	PRLHB	R/W	Generator A/B	XXXXXXXXB
1918н to 191Fн		Re	served		
1920н	Input Capture Register 0 (low-order)	IPCP0	R		XXXXXXX
1921н	Input Capture Register 0 (high-order)	IPCP0	R		XXXXXXXX
1922н	Input Capture Register 1 (low-order)	IPCP1	R	Input Capture 0/1	XXXXXXX
1923н	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXX
1924н	Input Capture Register 2 (low-order)	IPCP2	R		XXXXXXXX
1925н	Input Capture Register 2 (high-order)	IPCP2	R	January Continue 2/2	XXXXXXXXB
1926н	Input Capture Register 3 (low-order)	IPCP3	R	Input Capture 2/3	XXXXXXXXB
1927н	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXXXB
1928н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXXB
1929н	Output Compare Register 0 (high-order)	OCCP0	R/W	0.45.4.0	XXXXXXXXB
192Ан	Output Compare Register 1 (low-order)	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB
192Вн	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXXB



9. Can Controller

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - □ Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - □ 29-bit ID and 8-byte data
 - □ Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - □ Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

9.1 List of Control Registers

Address	Register	Abbreviation	Access	Initial Value	
000080н	Message buffer valid register	BVALR	R/W	00000000 00000000	
000081н	Wessage buller valid register	DVALIX	TX/ VV	00000000 0000000	
000082н	Transmit request register	TREQR	R/W	00000000 00000000в	
000083н	Transmit request register	INEQI	TX/ VV	0000000 0000000	
000084н	Transmit cancel register	TCANR	W	00000000 00000000в	
000085н	Transmit cancer register	ICANK	VV	0000000 0000000	
000086н	Transmit complete register	TCR	R/W	00000000 00000000в	
000087н	Transmit complete register	TOK	IX/VV	00000000 00000000	
000088н	Receive complete register	RCR	R/W	00000000 00000000	
000089н		KOK	IX/VV	0000000 0000000B	
00008Ан	Remote request receiving register	RRTRR	R/W	00000000 00000000	
00008Вн	Remote request receiving register	KKIKK	IN/VV	000000000000000000000000000000000000000	
00008Сн	Receive overrun register	ROVRR	R/W	0000000 00000000	
00008Dн	Receive overfull register	KOVKK	IN/VV	0000000 0000000B	
00008Ен	Receive interrupt enable register	RIER	R/W	0000000 00000000	
00008Fн	Receive interrupt errable register	RIER	IT/VV	00000000 00000000	
001В00н	Control atativa register	CSR	R/W, R	00 000 0 0 1-	
001В01н	Control status register	CSR	K/VV, K	00000 00-1в	
001В02н	Last event indicator register	LEIR	R/W	000 0000-	
001В03н	Last event indicator register	LEIK	R/VV	000-0000в	
001В04н	Receive/transmit error counter	RTEC	В	0000000 0000000	
001В05н	Receive/transmit error counter	KIEC	R	00000000 00000000В	
001В06н	Dit timing register	DTD	DAV	444444 444444	
001В07н	Bit timing register	BTR	R/W	-1111111 11111111в	

(Continued)

Document Number: 002-07700 Rev. *A Page 23 of 51



Address	Register	Abbreviation	Access	Initial Value
001А40н				VVVVVV VVVVVV
001А41н	ID register 8	IDR8	R/W	XXXXXXXX XXXXXXXB
001А42н	Tib register o	IDRo	I K/VV	XXXXX XXXXXXXXB
001А43н				**************************************
001А44н				XXXXXXX XXXXXXX
001А45н	ID register 9	IDR9	R/W	7/////// 7////////////////////////////
001А46н	Togotor o	IBIKO	17,77	XXXXX XXXXXXXXB
001А47н				70000
001А48н				XXXXXXX XXXXXXX
001А49н	ID register 10	D register 10 IDR10 R/W		700000000000000000000000000000000000000
001А4Ан		.20	. ,	XXXXX XXXXXXXXB
001А4Вн				
001А4Сн				XXXXXXXX XXXXXXXX
001A4Dн	ID register 11	IDR11	R/W	
001А4Ен				XXXXX XXXXXXXXB
001А4Гн				
001А50н			R/W	XXXXXXXX XXXXXXXX
001А51н	ID register 12	IDR12		
001А52н				XXXXX XXXXXXXXB
001А53н				
001А54н				XXXXXXX XXXXXXXX
001А55н	ID register 13	IDR13	R/W	
001А56н 001А57н				XXXXX XXXXXXXXB
001А57н				
001А56н				XXXXXXX XXXXXXXB
001А5Ан	ID register 14	IDR14	R/W	
001A5Aн				XXXXX XXXXXXXXB
001/\text{1/CBH}				
001A5Dн				XXXXXXXX XXXXXXXB
001А5Ен	ID register 15	IDR15	R/W	
001A5Fн				XXXXX XXXXXXXXB



Notes:

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
- At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.

Document Number: 002-07700 Rev. *A Page 30 of 51



(Vcc = 5.0 V
$$\pm$$
10%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	meter Symbol Pin na		in name Condition			Value			
raiameter	Syllibol	Fili lialile	Condition	Min	Тур	Max	Unit	Remarks	
Input capacity	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, P70 to P87		_	_	5	15	pF		
		P70 to P87	_	_	15	30	pF		
Pull-up resistance	Rup	RST	_	25	50	100	kΩ		
Pull-down resistance	RDOWN	MD2	_	25	50	100	kΩ		

^{*:} The power supply current testing conditions are when using the external clock.


11.4 AC Characteristics


11.4.1 Clock Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40
$$^{\circ}\text{C}$$
 to +85 $^{\circ}\text{C})$

Parameter	Symbol Pin name		Value			Unit	Remarks	
Parameter	Syllibol	Pili lialile	Min	Тур	Max	Onit	Remarks	
Oscillation frequency	fc	X0, X1	3	_	5	MHz	When using oscillation circuit	
Oscillation cycle time	tcyL	X0, X1	200	_	333	ns	When using oscillation circuit	
External clock frequency	fc	X0, X1	3	_	16	MHz	When using external clock	
External clock cycle time	tcyL	X0, X1	62.5	_	333	ns	When using external clock	
Frequency deviation with PLL *	Δf	_	_	_	5	%		
Input clock pulse width	Pwh, PwL	X0	10	_	_	ns	Duty ratio is about 30 to 70%.	
Input clock rise and fall time	tcr, tcr	X0	_	_	5	ns	When using external clock	
Machine clock frequency	fcp	_	1.5	_	16	MHz		
Machine clock cycle time	t CP	_	62.5	_	666	ns		
Flash Read cycle time	tcyL	_	_	2*tcp	_	ns	When Flash is accessed via CPU	


^{*:} Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.







■ Example of Oscillation circuit






11.4.2 Reset and Hardware Standby Input

$(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40$	°C to +85	°C)
--	-----------	-----


Parameter	Symbol	Pin name	Value	Value		Remarks
r ai ailletei	Symbol	riii iiaiiie	Min	Max	Unit	i i i i i i i i i i i i i i i i i i i
	trstl	RST	16 tcp*1		ns	Under normal operation
Reset input time			Oscillation time of oscillator*2 + 16 tcp*1	_	ms	In stop mode
			16 tcp*1	_	ns	Under normal operation
Hardware standby input time	t HSTL	HST	Oscillation time of oscillator*2 + 16 tcp*1	_	ms	In stop mode

^{*1: &}quot;t_{cp}" represents one cycle time of the machine clock.No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

*2: Oscillation time of oscillator is time that the amplitude reached the 90%.
In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.








11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)

 $(V_{CC} = 5.0 \text{ V} \pm 10 \text{ %, Vss} = \text{AVss} = 0.0 \text{ V, T}_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol Pin nam	Pin name	Condition	Value			Unit	Remarks
Farameter		riii iiaiiie		Min	Тур	Max	Oill	iveillai ks
Output Rise/Fall time	t _{R2}	Port P70 to P77, Port P80 to P87	_	15	40	150	ns	



11.5 A/D Converter

(Vcc = AVcc = 5.0 V±10%, Vss = AVss = 0.0 V,3.0 V \leq AVRH - AVRL, T_A = -40 $^{\circ}$ C to +85 $^{\circ}$ C)

Parameter	Sym- bol	Pin name	Value				Remarks
Parameter			Min	Тур	Max	Unit	Remarks
Resolution	_	_	_		10	bit	
Conversion error	_	_	_	_	±5.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL — 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	
Full scale transition voltage	V _{FST}	AN0 to AN7	AVRH — 6.5 LSB	AVRH — 1.5 LSB	AVRH + 1.5 LSB	V	
Conversion time	_	_	_	352tcp	_	ns	
Sampling time	_	_	_	64tcp	_	ns	
Analog port input current	Iain	AN0 to AN7	-10	_	10	μА	
Analog input voltage range	VAIN	AN0 to AN7	AVRL	_	AVRH	V	




11.6 A/D Converter Glossary


Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.








11.7 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,:

- Output impedance values of the external circuit of 15 k Ω or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor. When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @machine clock of 16 MHz).




■ Error

The smaller the | AVRH - AVRL |, the greater the error would become relatively.




12. Example Characteristics


■ H" Level Output Voltage





■ L" Level Input Voltage



■ H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)














Supply Current















13. Ordering Information

Part number	Package	Remarks
MB90598GPF MB90F598GPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V595GCR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

14. Package Dimensions







Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB** Controllers cypress.com/usb Wireless/RF cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07700 Rev. *A Revised November 30, 2016 Page 51 of 51